Skip to content

Commit 2e87aab

Browse files
committed
Arm: Enable SVE intrinsics by default if compiler supports it
In #443 we added support for SVE and SVE2 feature detection. This was initially disabled by default as there were no optimized implementations using SVE at the time. Now that we have quite a few SVE optimized functions, enable SVE by default if the compiler supports it. SVE2 is left disabled by default since there is still no code making use of it yet. Benchmarking on a Neoverse V2 machine with LLVM 20, this improves performance of a --preset=medium encoding by ~3.7% over the previous default configuration.
1 parent 629d4a0 commit 2e87aab

File tree

1 file changed

+1
-1
lines changed

1 file changed

+1
-1
lines changed

CMakeLists.txt

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -48,7 +48,7 @@ endif()
4848
# We enable x86 intrinsics for all target architectures, because they are implemented through SIMD-everywhere on non-x86.
4949
set( VVENC_ENABLE_X86_SIMD TRUE CACHE BOOL "Enable x86 intrinsics" )
5050
set( VVENC_ENABLE_ARM_SIMD ${VVENC_ARM_SIMD_DEFAULT} CACHE BOOL "Enable Arm Neon intrinsics" )
51-
set( VVENC_ENABLE_ARM_SIMD_SVE FALSE CACHE BOOL "Enable Arm SVE intrinsics" )
51+
set( VVENC_ENABLE_ARM_SIMD_SVE ${FLAG_sve} CACHE BOOL "Enable Arm SVE intrinsics" )
5252
set( VVENC_ENABLE_ARM_SIMD_SVE2 FALSE CACHE BOOL "Enable Arm SVE2 intrinsics" )
5353
set( VVENC_ENABLE_LOONGARCH64_SIMD_LSX ${VVENC_LOONGARCH64_SIMD_DEFAULT} CACHE BOOL "Enable LoongArch64 LSX intrinsics" )
5454
set( VVENC_FFP_CONTRACT_OFF OFF CACHE BOOL "Disable floating point expression contraction fFr exact math" )

0 commit comments

Comments
 (0)