-
Notifications
You must be signed in to change notification settings - Fork 2
Expand file tree
/
Copy pathaward-winning_soc_subservient_0.2.2.core
More file actions
171 lines (171 loc) · 3.61 KB
/
award-winning_soc_subservient_0.2.2.core
File metadata and controls
171 lines (171 loc) · 3.61 KB
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
CAPI=2: null
name: award-winning:soc:subservient:0.2.2
description: Minimal SERV-based SoC for ASIC implementation
license: Apache-2.0
filesets:
core:
files:
- rtl/subservient_rf_ram_if.v
- rtl/subservient_ram.v
- rtl/subservient_debug_switch.v
- rtl/subservient_core.v
file_type: verilogSource
depend:
- '>=award-winning:serv:servile:1.4.0'
mem_files:
files:
- sw/blinky.hex:
copyto: blinky.hex
- sw/hello.hex:
copyto: hello.hex
file_type: user
sky130:
files:
- data/openlane_common.tcl:
file_type: tclSource
- data/sky130.tcl:
file_type: tclSource
gf180:
files:
- data/openlane_common.tcl:
file_type: tclSource
- data/gf180.tcl:
file_type: tclSource
tb:
files:
- rtl/subservient_generic_ram.v
- tb/uart_decoder.v
- tb/subservient_tb.v
file_type: verilogSource
depend:
- fusesoc:utils:vlog_tb_utils
soc:
files:
- rtl/subservient_gpio.v
- rtl/subservient.v
file_type: verilogSource
fpga:
files:
- rtl/subservient_generic_ram.v:
file_type: verilogSource
- rtl/subservient_fpga.v:
file_type: verilogSource
fpga_tb:
files:
- tb/subservient_fpga_clock_gen_sim.v:
file_type: verilogSource
- tb/subservient_fpga_tb.cpp:
file_type: cppSource
nexys_a7:
files:
- data/nexys_a7.xdc:
file_type: xdc
- rtl/subservient_nexys_a7_clock_gen.v:
file_type: verilogSource
targets:
default:
filesets:
- soc
- core
lint:
default_tool: verilator
filesets:
- core
- soc
tools:
verilator:
mode: lint-only
toplevel: subservient
sky130:
default_tool: openlane
filesets:
- core
- soc
- sky130
parameters:
- memsize
toplevel: subservient
gf180:
default_tool: openlane
filesets:
- core
- soc
- gf180
parameters:
- memsize
toplevel: subservient
nexys_a7:
default_tool: vivado
filesets:
- core
- soc
- mem_files
- fpga
- nexys_a7
parameters:
- memfile
tools:
vivado:
part: xc7a100tcsg324-1
toplevel: subservient_fpga
sim:
default_tool: icarus
filesets: &ref_0
- mem_files
- core
- soc
- tb
parameters:
- firmware
- memsize
- uart_baudrate
toplevel: subservient_tb
sim_hello:
default_tool: icarus
filesets: *ref_0
parameters:
- firmware=hello.hex
- memsize=1024
- uart_baudrate=115200
toplevel: subservient_tb
fpga_tb:
default_tool: verilator
filesets:
- core
- soc
- mem_files
- fpga
- fpga_tb
parameters:
- firmware
- uart_baudrate=46080
tools:
verilator:
verilator_options:
- '-trace'
toplevel: subservient_fpga
parameters:
firmware:
datatype: file
description: Preload RAM with a hex file at runtime
paramtype: plusarg
memfile:
datatype: file
description: Preload RAM with a hex file at compile-time
paramtype: vlogparam
memsize:
datatype: int
default: 1024
description: Memory size in bytes for RAM (default 1kiB)
paramtype: vlogparam
uart_baudrate:
datatype: int
description: >-
Treat gpio output as an UART with the specified baudrate (0 or omitted
parameter disables UART decoding)
paramtype: plusarg
provider:
name: github
user: olofk
repo: subservient
version: d96fc2a9aec8a469c9a23748761d2fc9825960a8