Skip to content

Commit 7df5d34

Browse files
committed
change i2c irq priority
1 parent e42ca12 commit 7df5d34

2 files changed

Lines changed: 13 additions & 1 deletion

File tree

src/fw/drivers/sf32lb/i2c_hal.c

Lines changed: 11 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -846,7 +846,7 @@ static void i2c_get_dma_info(uint16_t index)
846846
{
847847
i2c_hal_obj[index].i2c_dma_flag = 1;
848848
bf0_i2c_cfg[index].dma_rx = i2c_dma;
849-
bf0_i2c_cfg[index].dma_rx = i2c_dma;
849+
bf0_i2c_cfg[index].dma_tx = i2c_dma;
850850
PBL_LOG(LOG_LEVEL_INFO, "I2C [%s] has config DMA!", bf0_i2c_cfg[index].device_name);
851851
}
852852
else
@@ -867,6 +867,16 @@ int rt_hw_i2c_init(struct I2CBusHal * i2c_hal, bf0_i2c_config_t *cfg, struct rt_
867867
__HAL_LINKDMA(&(i2c_hal->handle), hdmarx, i2c_hal->dma.dma_rx);
868868
__HAL_LINKDMA(&(i2c_hal->handle), hdmatx, i2c_hal->dma.dma_tx);
869869
HAL_I2C_DMA_Init(&(i2c_hal->handle), cfg->dma_rx, cfg->dma_tx);
870+
871+
HAL_NVIC_SetPriority(i2c_hal->bf0_i2c_cfg->dma_rx->dma_irq, 5, 0);
872+
NVIC_EnableIRQ(i2c_hal->bf0_i2c_cfg->dma_rx->dma_irq);
873+
HAL_NVIC_SetPriority(i2c_hal->bf0_i2c_cfg->dma_rx->dma_irq, 5, 0);
874+
NVIC_EnableIRQ(i2c_hal->bf0_i2c_cfg->dma_rx->dma_irq);
875+
}
876+
else if(i2c_hal->i2c_int_flag)
877+
{
878+
HAL_NVIC_SetPriority(i2c_hal->bf0_i2c_cfg->irq_type, 5, 0);
879+
NVIC_EnableIRQ(i2c_hal->bf0_i2c_cfg->irq_type);
870880
}
871881
ret = i2c_bus_configure(i2c_hal, cfg_default);
872882
if(ret < 0)

src/fw/drivers/sf32lb/i2c_hal_definitions.h

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -107,9 +107,11 @@ extern struct I2CBusHal i2c_hal_obj[];
107107
#define I2C4_CORE CORE_ID_LCPU
108108
#define I2C5_CORE CORE_ID_LCPU
109109
#define I2C6_CORE CORE_ID_LCPU
110+
#if 0
110111
#define I2C1_DMA_IRQHandler DMAC1_CH3_IRQHandler
111112
#define I2C1_DMA_IRQ_PRIO 1
112113
#define I2C1_DMA_INSTANCE DMA1_Channel5
113114
#define I2C1_DMA_REQUEST DMA_REQUEST_22
114115
#define I2C1_DMA_IRQ DMAC1_CH5_IRQn
116+
#endif
115117

0 commit comments

Comments
 (0)