-
Notifications
You must be signed in to change notification settings - Fork 412
/
Copy pathavx2_microkernels.bzl
405 lines (401 loc) · 26.4 KB
/
avx2_microkernels.bzl
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
"""
Microkernel filenames lists for avx2.
Auto-generated file. Do not edit!
Generator: tools/update-microkernels.py
"""
PROD_AVX2_MICROKERNEL_SRCS = [
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-1x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-4x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-1x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-4x16-minmax-avx2-broadcast.c",
"src/f16-maxpool/gen/f16-maxpool-9p-minmax-avx2-u16.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u32.c",
"src/f16-velu/gen/f16-velu-avx2-rr1-p3-u16.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-rcp-u32.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-1x16-minmax-avx2-broadcast.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-3x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x16-minmax-avx2-broadcast.c",
"src/f32-qs8-vcvt/gen/f32-qs8-vcvt-avx2-u64.c",
"src/f32-qu8-vcvt/gen/f32-qu8-vcvt-avx2-u64.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr2-p5-u32-acc2.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut4-p4-perm-u32.c",
"src/f32-vlog/gen/f32-vlog-avx2-rational-3-3-div.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-div-u16.c",
"src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-1x8c8-minmax-avx2.c",
"src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-3x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-4x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-1x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-3x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-1x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-3x8c8-minmax-avx2.c",
"src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-1x8c8-minmax-avx2.c",
"src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-3x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-1x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-4x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-1x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-4x8c8-minmax-avx2.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-avx2-mul32.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-avx2-mul32.c",
"src/qs8-f16-vcvt/gen/qs8-f16-vcvt-avx2-u16.c",
"src/qs8-f32-vcvt/gen/qs8-f32-vcvt-avx2-u16.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-3p16c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-1x8c8-minmax-fp32-avx2.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-3x8c8-minmax-fp32-avx2.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-1x8c8-minmax-fp32-avx2.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-3x8c8-minmax-fp32-avx2.c",
"src/qs8-rdsum/gen/qs8-rdsum-7p7x-minmax-fp32-avx2-c64.c",
"src/qs8-rsum/gen/qs8-rsum-avx2-u64-acc2.c",
"src/qs8-vadd/gen/qs8-vadd-minmax-avx2-mul32-ld64-u16.c",
"src/qs8-vaddc/gen/qs8-vaddc-minmax-avx2-mul32-ld64-u16.c",
"src/qs8-vcvt/gen/qs8-vcvt-avx2-u32.c",
"src/qs8-vlrelu/gen/qs8-vlrelu-avx2-u32.c",
"src/qs8-vprelu/gen/qs8-vprelu-avx2-u16.c",
"src/qs8-vpreluc/gen/qs8-vpreluc-avx2-u16.c",
"src/qs8-vrpreluc/gen/qs8-vrpreluc-avx2-u16.c",
"src/qu8-dwconv/gen/qu8-dwconv-9p16c-minmax-fp32-avx2-mul32.c",
"src/qu8-dwconv/gen/qu8-dwconv-25p16c-minmax-fp32-avx2-mul32.c",
"src/qu8-f32-vcvt/gen/qu8-f32-vcvt-avx2-u16.c",
"src/qu8-gemm/gen/qu8-gemm-1x8c8-minmax-fp32-avx2.c",
"src/qu8-gemm/gen/qu8-gemm-3x8c8-minmax-fp32-avx2.c",
"src/qu8-igemm/gen/qu8-igemm-1x8c8-minmax-fp32-avx2.c",
"src/qu8-igemm/gen/qu8-igemm-3x8c8-minmax-fp32-avx2.c",
"src/qu8-rsum/gen/qu8-rsum-avx2-u64-acc2.c",
"src/qu8-vadd/gen/qu8-vadd-minmax-avx2-mul32-ld64-u16.c",
"src/qu8-vaddc/gen/qu8-vaddc-minmax-avx2-mul32-ld64-u16.c",
"src/qu8-vcvt/gen/qu8-vcvt-avx2-u32.c",
"src/qu8-vlrelu/gen/qu8-vlrelu-avx2-u32.c",
"src/qu8-vprelu/gen/qu8-vprelu-avx2-u16.c",
"src/qu8-vpreluc/gen/qu8-vpreluc-avx2-u16.c",
"src/qu8-vrpreluc/gen/qu8-vrpreluc-avx2-u16.c",
"src/s8-vclamp/s8-vclamp-avx2-u128.c",
"src/u8-vclamp/u8-vclamp-avx2-u128.c",
"src/x8-lut/gen/x8-lut-avx2-u128.c",
"src/x8-transposec/gen/x8-transposec-32x32-reuse-switch-avx2.c",
"src/x16-packw/gen/x16-packw-x16-gemm-goi-avx2-u16-prfm.c",
"src/x16-transposec/gen/x16-transposec-16x16-reuse-switch-avx2.c",
]
NON_PROD_AVX2_MICROKERNEL_SRCS = [
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-1x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-3x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-4x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-5x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-5x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-6x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-gemm/gen/f16-f32acc-gemm-7x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-1x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-3x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-4x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-5x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-5x16-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-6x8-minmax-avx2-broadcast.c",
"src/f16-f32acc-igemm/gen/f16-f32acc-igemm-7x8-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-1x8-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-1x16-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-3x16-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-4x8-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-4x16-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-5x8-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-5x16-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-6x8-minmax-avx2-broadcast.c",
"src/f16-gemm/gen/f16-gemm-7x8-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-1x8-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-1x16-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-3x16-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-4x8-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-4x16-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-5x8-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-5x16-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-6x8-minmax-avx2-broadcast.c",
"src/f16-igemm/gen/f16-igemm-7x8-minmax-avx2-broadcast.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u16-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u16.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u32-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u32-acc4.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u40-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u40-acc5.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u40.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u48-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u48-acc3.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u48.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u64-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u64-acc4.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u64.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u72-acc3.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u72.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u80-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u80-acc5.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u80.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u96-acc2.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u96-acc3.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u96-acc6.c",
"src/f16-raddstoreexpminusmax/gen/f16-raddstoreexpminusmax-avx2-rr1-p2-u96.c",
"src/f16-velu/gen/f16-velu-avx2-rr1-p3-u8.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-div-u8.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-div-u16.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-div-u24.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-div-u32.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-rcp-u8.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-rcp-u16.c",
"src/f16-vsigmoid/gen/f16-vsigmoid-avx2-rr1-p2-rcp-u24.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-div-u8.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-div-u16.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-div-u24.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-div-u32.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-rcp-u8.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-rcp-u16.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-rcp-u24.c",
"src/f16-vtanh/gen/f16-vtanh-avx2-expm1minus-rr1-p3h2ts-rcp-u32.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-2x16-minmax-avx2-broadcast.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-4x16-minmax-avx2-broadcast.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-5x16-minmax-avx2-broadcast.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-6x16-minmax-avx2-broadcast.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-7x16-minmax-avx2-broadcast.c",
"src/f32-qc4w-gemm/gen/f32-qc4w-gemm-8x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x8-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-1x16s4-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-2x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-2x16s4-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-3x16s4-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x8-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-4x16s4-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x8-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-5x16s4-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x8-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-6x16s4-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-7x8-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-7x16-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-8x8-minmax-avx2-broadcast.c",
"src/f32-qc8w-gemm/gen/f32-qc8w-gemm-8x16-minmax-avx2-broadcast.c",
"src/f32-qs8-vcvt/gen/f32-qs8-vcvt-avx2-u16.c",
"src/f32-qs8-vcvt/gen/f32-qs8-vcvt-avx2-u32.c",
"src/f32-qs8-vcvt/gen/f32-qs8-vcvt-avx2-u48.c",
"src/f32-qu8-vcvt/gen/f32-qu8-vcvt-avx2-u16.c",
"src/f32-qu8-vcvt/gen/f32-qu8-vcvt-avx2-u32.c",
"src/f32-qu8-vcvt/gen/f32-qu8-vcvt-avx2-u48.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u32-acc2.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u32-acc4.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u32.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u64-acc2.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u64-acc4.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u64.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u72-acc3.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u72.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u80-acc2.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u80-acc5.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u80.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u96-acc2.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u96-acc3.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u96-acc6.c",
"src/f32-raddexpminusmax/gen/f32-raddexpminusmax-avx2-p5-u96.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u32-acc2.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u32-acc4.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u32.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u64-acc2.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u64-acc4.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u64.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u72-acc3.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u72.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u80-acc2.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u80-acc5.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u80.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u96-acc2.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u96-acc3.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u96-acc6.c",
"src/f32-raddextexp/gen/f32-raddextexp-avx2-p5-u96.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr1-p5-u8.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr1-p5-u16-acc2.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr1-p5-u32-acc2.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr1-p5-u32-acc4.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr2-p5-u8.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr2-p5-u16-acc2.c",
"src/f32-raddstoreexpminusmax/gen/f32-raddstoreexpminusmax-avx2-rr2-p5-u32-acc4.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut4-p4-perm-u8.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut4-p4-perm-u16.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut4-p4-perm-u24.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut8-p4-perm-u8.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut8-p4-perm-u16.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut8-p4-perm-u24.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut8-p4-perm-u32.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut16-p3-gather-u8.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut16-p3-gather-u16.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut16-p3-gather-u24.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-lut16-p3-gather-u32.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-p6-u8.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-p6-u16.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-p6-u24.c",
"src/f32-velu/gen/f32-velu-avx2-rr1-p6-u32.c",
"src/f32-vscaleexpminusmax/gen/f32-vscaleexpminusmax-avx2-p5-u8.c",
"src/f32-vscaleexpminusmax/gen/f32-vscaleexpminusmax-avx2-p5-u16.c",
"src/f32-vscaleexpminusmax/gen/f32-vscaleexpminusmax-avx2-p5-u24.c",
"src/f32-vscaleexpminusmax/gen/f32-vscaleexpminusmax-avx2-p5-u32.c",
"src/f32-vscaleextexp/gen/f32-vscaleextexp-avx2-p5-u8.c",
"src/f32-vscaleextexp/gen/f32-vscaleextexp-avx2-p5-u16.c",
"src/f32-vscaleextexp/gen/f32-vscaleextexp-avx2-p5-u24.c",
"src/f32-vscaleextexp/gen/f32-vscaleextexp-avx2-p5-u32.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-div-u8.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-div-u24.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-div-u32.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr1fma-u8.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr1fma-u16.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr1fma-u24.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr1fma-u32.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr2fma-u8.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr2fma-u16.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr2fma-u24.c",
"src/f32-vsigmoid/gen/f32-vsigmoid-avx2-rr1-p5-nr2fma-u32.c",
"src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-2x8c8-minmax-avx2.c",
"src/qd8-f16-qb4w-gemm/gen/qd8-f16-qb4w-gemm-4x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-1x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-2x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-2x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-2x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-3x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-3x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-3x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-4x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-4x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-5x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-5x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-5x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-6x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-6x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-6x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-7x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-7x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-7x8c8-minmax-avx2.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-8x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-8x8c8-minmax-avx2-madd.c",
"src/qd8-f16-qc4w-gemm/gen/qd8-f16-qc4w-gemm-8x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-2x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-gemm/gen/qd8-f16-qc8w-gemm-4x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-2x8c8-minmax-avx2.c",
"src/qd8-f16-qc8w-igemm/gen/qd8-f16-qc8w-igemm-4x8c8-minmax-avx2.c",
"src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-2x8c8-minmax-avx2.c",
"src/qd8-f32-qb4w-gemm/gen/qd8-f32-qb4w-gemm-4x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-1x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-2x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-2x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-2x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-3x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-3x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-3x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-4x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-5x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-5x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-5x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-6x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-6x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-6x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-7x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-7x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-7x8c8-minmax-avx2.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-8x8c8-minmax-avx2-madd-prfm.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-8x8c8-minmax-avx2-madd.c",
"src/qd8-f32-qc4w-gemm/gen/qd8-f32-qc4w-gemm-8x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-2x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-gemm/gen/qd8-f32-qc8w-gemm-3x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-2x8c8-minmax-avx2.c",
"src/qd8-f32-qc8w-igemm/gen/qd8-f32-qc8w-igemm-3x8c8-minmax-avx2.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p8c-minmax-fp32-avx2-mul32.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p16c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p32c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p32c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p32c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-9p32c-minmax-fp32-avx2-mul32.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p8c-minmax-fp32-avx2-mul32.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p16c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p32c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p32c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p32c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-dwconv/gen/qs8-dwconv-25p32c-minmax-fp32-avx2-mul32.c",
"src/qs8-f16-vcvt/gen/qs8-f16-vcvt-avx2-u24.c",
"src/qs8-f16-vcvt/gen/qs8-f16-vcvt-avx2-u32.c",
"src/qs8-f16-vcvt/gen/qs8-f16-vcvt-avx2-u64.c",
"src/qs8-f32-vcvt/gen/qs8-f32-vcvt-avx2-u8.c",
"src/qs8-f32-vcvt/gen/qs8-f32-vcvt-avx2-u24.c",
"src/qs8-f32-vcvt/gen/qs8-f32-vcvt-avx2-u32.c",
"src/qs8-packw/gen/qs8-packw-x8c8-gemm-goi-avx2-madd.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p8c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p16c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p32c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p32c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p32c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-9p32c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p8c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p16c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p32c-minmax-fp32-avx2-mul16-add16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p32c-minmax-fp32-avx2-mul16-vpmovsx.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p32c-minmax-fp32-avx2-mul16-vpunpck.c",
"src/qs8-qc8w-dwconv/gen/qs8-qc8w-dwconv-25p32c-minmax-fp32-avx2-mul32.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-2x8c8-minmax-fp32-avx2.c",
"src/qs8-qc8w-gemm/gen/qs8-qc8w-gemm-4x8c8-minmax-fp32-avx2.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-2x8c8-minmax-fp32-avx2.c",
"src/qs8-qc8w-igemm/gen/qs8-qc8w-igemm-4x8c8-minmax-fp32-avx2.c",
"src/qs8-rdsum/gen/qs8-rdsum-7p7x-minmax-fp32-avx2-c32.c",
"src/qs8-rsum/gen/qs8-rsum-avx2-u32.c",
"src/qs8-rsum/gen/qs8-rsum-avx2-u128-acc2.c",
"src/qs8-rsum/gen/qs8-rsum-avx2-u128-acc4.c",
"src/qs8-vadd/gen/qs8-vadd-minmax-avx2-mul32-ld64-u8.c",
"src/qs8-vadd/gen/qs8-vadd-minmax-avx2-mul32-ld64-u24.c",
"src/qs8-vadd/gen/qs8-vadd-minmax-avx2-mul32-ld64-u32.c",
"src/qs8-vaddc/gen/qs8-vaddc-minmax-avx2-mul32-ld64-u8.c",
"src/qs8-vaddc/gen/qs8-vaddc-minmax-avx2-mul32-ld64-u24.c",
"src/qs8-vaddc/gen/qs8-vaddc-minmax-avx2-mul32-ld64-u32.c",
"src/qs8-vcvt/gen/qs8-vcvt-avx2-u16.c",
"src/qs8-vcvt/gen/qs8-vcvt-avx2-u64.c",
"src/qs8-vlrelu/gen/qs8-vlrelu-avx2-u16.c",
"src/qs8-vlrelu/gen/qs8-vlrelu-avx2-u64.c",
"src/qu8-dwconv/gen/qu8-dwconv-9p8c-minmax-fp32-avx2-mul32.c",
"src/qu8-dwconv/gen/qu8-dwconv-9p32c-minmax-fp32-avx2-mul32.c",
"src/qu8-dwconv/gen/qu8-dwconv-25p8c-minmax-fp32-avx2-mul32.c",
"src/qu8-dwconv/gen/qu8-dwconv-25p32c-minmax-fp32-avx2-mul32.c",
"src/qu8-f32-vcvt/gen/qu8-f32-vcvt-avx2-u8.c",
"src/qu8-f32-vcvt/gen/qu8-f32-vcvt-avx2-u24.c",
"src/qu8-f32-vcvt/gen/qu8-f32-vcvt-avx2-u32.c",
"src/qu8-gemm/gen/qu8-gemm-2x8c8-minmax-fp32-avx2.c",
"src/qu8-gemm/gen/qu8-gemm-4x8c8-minmax-fp32-avx2.c",
"src/qu8-igemm/gen/qu8-igemm-2x8c8-minmax-fp32-avx2.c",
"src/qu8-igemm/gen/qu8-igemm-4x8c8-minmax-fp32-avx2.c",
"src/qu8-rsum/gen/qu8-rsum-avx2-u32.c",
"src/qu8-rsum/gen/qu8-rsum-avx2-u128-acc2.c",
"src/qu8-rsum/gen/qu8-rsum-avx2-u128-acc4.c",
"src/qu8-vadd/gen/qu8-vadd-minmax-avx2-mul32-ld64-u8.c",
"src/qu8-vaddc/gen/qu8-vaddc-minmax-avx2-mul32-ld64-u8.c",
"src/qu8-vcvt/gen/qu8-vcvt-avx2-u16.c",
"src/qu8-vcvt/gen/qu8-vcvt-avx2-u64.c",
"src/qu8-vlrelu/gen/qu8-vlrelu-avx2-u16.c",
"src/qu8-vlrelu/gen/qu8-vlrelu-avx2-u64.c",
"src/x8-lut/gen/x8-lut-avx2-u32.c",
"src/x8-lut/gen/x8-lut-avx2-u64.c",
"src/x8-lut/gen/x8-lut-avx2-u96.c",
"src/x8-packw/gen/x8-packw-x8c8-gemm-goi-avx2-prfm.c",
"src/x8-packw/gen/x8-packw-x8c8-gemm-goi-avx2.c",
"src/x8-packw/gen/x8-packw-x16c8-gemm-goi-avx2-prfm.c",
"src/x8-packw/gen/x8-packw-x16c8-gemm-goi-avx2.c",
"src/x8-transposec/gen/x8-transposec-32x32-reuse-mov-avx2.c",
"src/x16-packw/gen/x16-packw-x8-gemm-goi-avx2-u16-prfm.c",
"src/x16-packw/gen/x16-packw-x8-gemm-goi-avx2-u16.c",
"src/x16-packw/gen/x16-packw-x16-gemm-goi-avx2-u16.c",
"src/x16-transposec/gen/x16-transposec-16x16-reuse-mov-avx2.c",
]
ALL_AVX2_MICROKERNEL_SRCS = PROD_AVX2_MICROKERNEL_SRCS + NON_PROD_AVX2_MICROKERNEL_SRCS