Skip to content

Actions: google/fleetbench

Actions

Fleetbench CI

Actions

Loading...
Loading

Show workflow options

Create status badge

Loading
ci.yaml
123 workflow runs
123 workflow runs

Filter by Event

Filter by Status

Filter by Branch

Filter by Actor

Create a copy of the sets vector in InsertMiss_Cold Fleetbench CI #48: Commit 0fecd8f pushed by copybara-service bot
1h 4m 39s main
main
1h 4m 39s
Add a warmup phase to the InsertMiss_Cold benchmarks. Fleetbench CI #47: Commit d2a86fd pushed by copybara-service bot
1h 4m 26s main
main
1h 4m 26s
Internal Changes. Fleetbench CI #46: Commit 77d4a36 pushed by copybara-service bot
1h 4m 48s main
main
1h 4m 48s
Implement custom weights support for other scheduling strategies. Fleetbench CI #45: Commit 9dee01d pushed by copybara-service bot
1h 5m 46s main
main
1h 5m 46s
Output overridden cache sizes. Fleetbench CI #44: Commit 8cd2a72 pushed by copybara-service bot
1h 4m 51s main
main
1h 4m 51s
Add a check for the maximum supported L3 size. Fleetbench CI #43: Commit 5d55d8d pushed by copybara-service bot
1h 5m 23s main
main
1h 5m 23s
Enable libcpp hardening by default in public fleetbench, as Google ha… Fleetbench CI #42: Commit 1b4160e pushed by copybara-service bot
1h 4m 58s main
main
1h 4m 58s
Support DCTax based scheduling. Fleetbench CI #41: Commit 126ba91 pushed by copybara-service bot
1h 4m 19s main
main
1h 4m 19s
Support different scheduling strategies: Fleetbench CI #40: Commit 4952470 pushed by copybara-service bot
1h 3m 57s main
main
1h 3m 57s
Skip CpuSchedulingMode when running on ARM as SMT is unsupported on ARM. Fleetbench CI #39: Commit 3d582fd pushed by copybara-service bot
1h 5m 17s main
main
1h 5m 17s
Update INITIAL_VERSION to 1.0.13 Fleetbench CI #38: Commit 1d42c7a pushed by copybara-service bot
1h 4m 17s main
main
1h 4m 17s
Write LOG(WARNING) to stderr by default Fleetbench CI #37: Commit b99f641 pushed by copybara-service bot
1h 6m 18s main
main
1h 6m 18s
Fix FindInCommandLine Fleetbench CI #36: Commit 033213d pushed by copybara-service bot
1h 5m 3s main
main
1h 5m 3s
Add method Workload() to return the workload name in the `Benchmark… Fleetbench CI #35: Commit 077512a pushed by copybara-service bot
1h 4m 37s main
main
1h 4m 37s
Create a weights.py file for all functionalities to manipulate benchm… Fleetbench CI #34: Commit 0168d3b pushed by copybara-service bot
1h 4m 18s main
main
1h 4m 18s
Add explicit iteration counts to the cord, hashing, and proto benchmarks Fleetbench CI #33: Commit 8bfe762 pushed by copybara-service bot
1h 4m 52s main
main
1h 4m 52s
Add explicit iteration counts to the tcmalloc benchmarks Fleetbench CI #32: Commit 323a4f7 pushed by copybara-service bot
1h 6m 17s main
main
1h 6m 17s
Add explicit iteration counts to the Swissmap benchmarks Fleetbench CI #31: Commit 8a6dddb pushed by copybara-service bot
1h 6m 16s main
main
1h 6m 16s
Add explicit iteration counts to the compression benchmarks Fleetbench CI #30: Commit 7a7978a pushed by copybara-service bot
1h 3m 41s main
main
1h 3m 41s
Add explicit iteration counts to the mem benchmarks. Fleetbench CI #29: Commit 6274e0b pushed by copybara-service bot
1h 4m 50s main
main
1h 4m 50s
Reduce RPC benchmark variance Fleetbench CI #28: Commit cd20746 pushed by copybara-service bot
1h 10m 56s main
main
1h 10m 56s
Compute runtime && iteration standard deviation. Fleetbench CI #27: Commit 76d9caa pushed by copybara-service bot
1h 4m 22s main
main
1h 4m 22s
Collect average "iterations" in parallel_bench. Fleetbench CI #26: Commit ad6b189 pushed by copybara-service bot
1h 5m 40s main
main
1h 5m 40s
Mark fleetbench test target as manual so it's not run by bazel test .… Fleetbench CI #25: Commit f411e9b pushed by copybara-service bot
1h 5m 57s main
main
1h 5m 57s
Exclude the iteration count from the benchmark name Fleetbench CI #24: Commit c0e4136 pushed by copybara-service bot
1h 7m 34s main
main
1h 7m 34s