Module for the instruction register and predecode part of the processor.
NOTE

• These two modules are two different blocks on the schematic by Breaknes - the reason for their combination here is for simplicity; their functionality are intertwined, to an extent that they may as well be the same module.