You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
This I don't care about that much, it's just a small annoyance that I can't put a tunnel that is not connected to anything on the design without attaching a wire segment to it. The first one below errors and the second one is just fine.
The second one I care for a bit more. I'd like some way of detecting unused tunnels. If I connect a tunnel to an output (or actually a wire to an output) and I don't use that signal anywhere I don't consider it an error, but a DRC to check for that so I can clean up when I'm done would be great. I guess it's basically just a check for nets that are only having one single signal attached to it. Now when thinking about it it might end up a problem with sub circuits, the DRC should only be run on the currently opened design, not on sub circuits.
I had hoped I could just parse the .dig-files and find the net names and count the number of usages, but no joy. You create the nets at runtime after parsing the locations of the components and wires - which in hindsight is the only reasonable way of doing it. ;-)
reacted with thumbs up emoji reacted with thumbs down emoji reacted with laugh emoji reacted with hooray emoji reacted with confused emoji reacted with heart emoji reacted with rocket emoji reacted with eyes emoji
-
This I don't care about that much, it's just a small annoyance that I can't put a tunnel that is not connected to anything on the design without attaching a wire segment to it. The first one below errors and the second one is just fine.
The second one I care for a bit more. I'd like some way of detecting unused tunnels. If I connect a tunnel to an output (or actually a wire to an output) and I don't use that signal anywhere I don't consider it an error, but a DRC to check for that so I can clean up when I'm done would be great. I guess it's basically just a check for nets that are only having one single signal attached to it. Now when thinking about it it might end up a problem with sub circuits, the DRC should only be run on the currently opened design, not on sub circuits.
I had hoped I could just parse the .dig-files and find the net names and count the number of usages, but no joy. You create the nets at runtime after parsing the locations of the components and wires - which in hindsight is the only reasonable way of doing it. ;-)
Beta Was this translation helpful? Give feedback.
All reactions