Software

[Chaitanya36500]

What is the software you used ?

[gdimitrak]

the code is compiled with standard C++ (G++). The resulting verilog code can then be synthesized with standard industrial EDA tools (Cadence, Synopsys, Siemens) or even open source tools like Yosys