Skip to content

Commit 1ca392a

Browse files
harp-intelharp-intel
committed
integration files
Signed-off-by: Harper, Jason M <jason.m.harper@intel.com>
1 parent 6c43cbe commit 1ca392a

File tree

3 files changed

+736
-1
lines changed

3 files changed

+736
-1
lines changed

‎cmd/metrics/loader.go‎

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -89,7 +89,7 @@ func NewLoader(uarch string, useLegacyLoader bool) (Loader, error) {
8989
case cpus.UarchCLX, cpus.UarchSKX, cpus.UarchBDX, cpus.UarchBergamo, cpus.UarchGenoa, cpus.UarchTurinZen5, cpus.UarchTurinZen5c:
9090
slog.Debug("Using legacy loader for microarchitecture", slog.String("uarch", uarch))
9191
return newLegacyLoader(), nil
92-
case cpus.UarchGNR, cpus.UarchGNR_X1, cpus.UarchGNR_X2, cpus.UarchGNR_X3, cpus.UarchGNR_D, cpus.UarchSRF, cpus.UarchSRF_SP, cpus.UarchSRF_AP, cpus.UarchEMR, cpus.UarchEMR_MCC, cpus.UarchEMR_XCC, cpus.UarchSPR, cpus.UarchSPR_MCC, cpus.UarchSPR_XCC, cpus.UarchICX:
92+
case cpus.UarchCWF, cpus.UarchGNR, cpus.UarchGNR_X1, cpus.UarchGNR_X2, cpus.UarchGNR_X3, cpus.UarchGNR_D, cpus.UarchSRF, cpus.UarchSRF_SP, cpus.UarchSRF_AP, cpus.UarchEMR, cpus.UarchEMR_MCC, cpus.UarchEMR_XCC, cpus.UarchSPR, cpus.UarchSPR_MCC, cpus.UarchSPR_XCC, cpus.UarchICX:
9393
slog.Debug("Using perfmon loader for microarchitecture", slog.String("uarch", uarch))
9494
return newPerfmonLoader(), nil
9595
case cpus.UarchGraviton2, cpus.UarchGraviton3, cpus.UarchGraviton4, cpus.UarchAxion, cpus.UarchAltraFamily, cpus.UarchAmpereOneAC03, cpus.UarchAmpereOneAC04, cpus.UarchAmpereOneAC04_1:

‎cmd/metrics/resources/perfmon/cwf/cwf.json‎

Lines changed: 266 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,266 @@
1+
{
2+
"Header": {
3+
"Copyright": "Copyright (c) 2001 - 2025 Intel Corporation. All rights reserved.",
4+
"Info": "PerfSpect Performance Monitoring Metrics for Intel(R) Xeon(R) 6 Processor with E-cores (Clearwater Forest)"
5+
},
6+
"PerfmonMetricsFile": "resources:cwf/clearwaterforest_metrics.json",
7+
"PerfmonCoreEventsFile": "resources:cwf/clearwaterforest_core.json",
8+
"PerfmonUncoreEventsFile": "resources:cwf/clearwaterforest_uncore.json",
9+
"PerfmonRetireLatencyFile": "",
10+
"AlternateTMAMetricsFile": "",
11+
"PerfspectMetricsFile": "resources:cwf/cwf_perfspect_metrics.json",
12+
"ReportMetrics": [
13+
{
14+
"MetricName": "cpu_operating_frequency",
15+
"Origin": "perfmon"
16+
},
17+
{
18+
"MetricName": "cpu_utilization",
19+
"Origin": "perfmon"
20+
},
21+
{
22+
"MetricName": "cpu_util_kernel",
23+
"Origin": "perfspect"
24+
},
25+
{
26+
"MetricName": "cpi",
27+
"Origin": "perfmon"
28+
},
29+
{
30+
"MetricName": "cycles_per_txn",
31+
"Origin": "perfspect"
32+
},
33+
{
34+
"MetricName": "kernel_cpi",
35+
"Origin": "perfspect"
36+
},
37+
{
38+
"MetricName": "kernel_cycles_per_txn",
39+
"Origin": "perfspect"
40+
},
41+
{
42+
"MetricName": "ipc",
43+
"Origin": "perfspect"
44+
},
45+
{
46+
"MetricName": "giga_instructions_per_sec",
47+
"Origin": "perfspect"
48+
},
49+
{
50+
"MetricName": "branch_misprediction_ratio",
51+
"Origin": "perfspect"
52+
},
53+
{
54+
"MetricName": "loads_retired_per_instr",
55+
"Origin": "perfmon"
56+
},
57+
{
58+
"MetricName": "stores_retired_per_instr",
59+
"Origin": "perfmon"
60+
},
61+
{
62+
"MetricName": "locks_retired_per_instr",
63+
"Origin": "perfspect"
64+
},
65+
{
66+
"MetricName": "locks_retired_per_txn",
67+
"Origin": "perfspect"
68+
},
69+
{
70+
"MetricName": "l1d_misses_per_txn",
71+
"Origin": "perfspect"
72+
},
73+
{
74+
"MetricName": "l1d_demand_data_read_hits_per_instr",
75+
"Origin": "perfmon"
76+
},
77+
{
78+
"MetricName": "l1d_demand_data_read_hits_per_txn",
79+
"Origin": "perfspect"
80+
},
81+
{
82+
"MetricName": "l1_i_code_read_misses_with_prefetches_per_instr",
83+
"Origin": "perfmon"
84+
},
85+
{
86+
"MetricName": "l1i_code_read_misses_per_txn",
87+
"Origin": "perfspect"
88+
},
89+
{
90+
"MetricName": "l2_demand_data_read_hits_per_instr",
91+
"Origin": "perfmon"
92+
},
93+
{
94+
"MetricName": "l2_demand_data_read_hits_per_txn",
95+
"Origin": "perfspect"
96+
},
97+
{
98+
"MetricName": "l2_misses_per_txn",
99+
"Origin": "perfspect"
100+
},
101+
{
102+
"MetricName": "l2_demand_data_read_mpi",
103+
"Origin": "perfmon"
104+
},
105+
{
106+
"MetricName": "l2_demand_data_read_misses_per_txn",
107+
"Origin": "perfspect"
108+
},
109+
{
110+
"MetricName": "llc_code_read_mpi_demand_plus_prefetch",
111+
"Origin": "perfmon"
112+
},
113+
{
114+
"MetricName": "llc_code_read_misses_per_txn",
115+
"Origin": "perfspect"
116+
},
117+
{
118+
"MetricName": "llc_data_read_mpi_demand_plus_prefetch",
119+
"Origin": "perfmon"
120+
},
121+
{
122+
"MetricName": "llc_data_read_misses_per_txn",
123+
"Origin": "perfspect"
124+
},
125+
{
126+
"MetricName": "llc_demand_data_read_miss_latency",
127+
"Origin": "perfmon"
128+
},
129+
{
130+
"MetricName": "llc_miss_local_memory_bandwidth_read",
131+
"Origin": "perfmon"
132+
},
133+
{
134+
"MetricName": "llc_miss_local_memory_bandwidth_write",
135+
"Origin": "perfmon"
136+
},
137+
{
138+
"MetricName": "llc_miss_remote_memory_bandwidth_read",
139+
"Origin": "perfmon"
140+
},
141+
{
142+
"MetricName": "llc_miss_remote_memory_bandwidth_write",
143+
"Origin": "perfmon"
144+
},
145+
{
146+
"MetricName": "upi_data_transmit_bw",
147+
"Origin": "perfmon"
148+
},
149+
{
150+
"MetricName": "package_power",
151+
"Origin": "perfspect"
152+
},
153+
{
154+
"MetricName": "dram_power",
155+
"Origin": "perfspect"
156+
},
157+
{
158+
"MetricName": "core_c6_residency",
159+
"Origin": "perfspect"
160+
},
161+
{
162+
"MetricName": "package_c6_residency",
163+
"Origin": "perfspect"
164+
},
165+
{
166+
"MetricName": "memory_bandwidth_read",
167+
"Origin": "perfmon"
168+
},
169+
{
170+
"MetricName": "memory_bandwidth_write",
171+
"Origin": "perfmon"
172+
},
173+
{
174+
"MetricName": "memory_bandwidth_total",
175+
"Origin": "perfmon"
176+
},
177+
{
178+
"MetricName": "itlb_2nd_level_mpi",
179+
"Origin": "perfmon"
180+
},
181+
{
182+
"MetricName": "itlb_misses_per_txn",
183+
"Origin": "perfspect"
184+
},
185+
{
186+
"MetricName": "dtlb_2nd_level_load_mpi",
187+
"Origin": "perfmon"
188+
},
189+
{
190+
"MetricName": "dtlb_load_misses_per_txn",
191+
"Origin": "perfspect"
192+
},
193+
{
194+
"MetricName": "dtlb_2nd_level_store_mpi",
195+
"Origin": "perfmon"
196+
},
197+
{
198+
"MetricName": "dtlb_store_misses_per_txn",
199+
"Origin": "perfspect"
200+
},
201+
{
202+
"MetricName": "numa_reads_addressed_to_local_dram",
203+
"Origin": "perfmon"
204+
},
205+
{
206+
"MetricName": "numa_reads_addressed_to_remote_dram",
207+
"Origin": "perfmon"
208+
},
209+
{
210+
"MetricName": "uncore_frequency",
211+
"Origin": "perfmon"
212+
},
213+
{
214+
"MetricName": "io_bandwidth_write",
215+
"Origin": "perfmon"
216+
},
217+
{
218+
"MetricName": "io_bandwidth_read",
219+
"Origin": "perfmon"
220+
},
221+
{
222+
"MetricName": "io_bandwidth_read_local",
223+
"Origin": "perfmon"
224+
},
225+
{
226+
"MetricName": "io_bandwidth_read_remote",
227+
"Origin": "perfmon"
228+
},
229+
{
230+
"MetricName": "io_bandwidth_write_local",
231+
"Origin": "perfmon"
232+
},
233+
{
234+
"MetricName": "io_bandwidth_write_remote",
235+
"Origin": "perfmon"
236+
},
237+
{
238+
"MetricName": "io_bandwidth_read_l3_miss",
239+
"Origin": "perfmon"
240+
},
241+
{
242+
"MetricName": "io_bandwidth_write_l3_miss",
243+
"Origin": "perfmon"
244+
},
245+
{
246+
"MetricName": "io_number_of_partial_pci_writes",
247+
"Origin": "perfmon"
248+
},
249+
{
250+
"MetricName": "io_read_l3_miss",
251+
"Origin": "perfmon"
252+
},
253+
{
254+
"MetricName": "io_partial_write_l3_miss",
255+
"Origin": "perfmon"
256+
},
257+
{
258+
"MetricName": "io_full_write_l3_miss",
259+
"Origin": "perfmon"
260+
},
261+
{
262+
"MetricName": "io_lost_fwd",
263+
"Origin": "perfmon"
264+
}
265+
]
266+
}

0 commit comments

Comments
 (0)