Skip to content

[SYCL] PR 4 - Remove FPGA Attributes from SYCL FE #20085

[SYCL] PR 4 - Remove FPGA Attributes from SYCL FE

[SYCL] PR 4 - Remove FPGA Attributes from SYCL FE #20085

Triggered via pull request April 15, 2026 15:03
Status Success
Total duration 1m 21s
Artifacts 1

email-check.yaml

on: pull_request
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size Digest
workflow-args
135 Bytes
sha256:f51e195dcb5f606d7a4ffb739b9d8f60b2fafb5147b28db7c456651b39e20f63