Skip to content

[SYCL] PR 5 - Remove FPGA Attributes from SYCL FE #20101

[SYCL] PR 5 - Remove FPGA Attributes from SYCL FE

[SYCL] PR 5 - Remove FPGA Attributes from SYCL FE #20101

Triggered via pull request April 15, 2026 18:44
Status Success
Total duration 1m 48s
Artifacts 1

email-check.yaml

on: pull_request
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size Digest
workflow-args
135 Bytes
sha256:f9c1cf638050c825ec9f7e46a1f48f1d9c1f1c660550d6ab2cad3c7d173c7ccc