Skip to content

[SYCL] PR 5 - Remove FPGA Attributes from SYCL FE #29771

[SYCL] PR 5 - Remove FPGA Attributes from SYCL FE

[SYCL] PR 5 - Remove FPGA Attributes from SYCL FE #29771

Annotations

1 warning

run_prebuilt_e2e_tests (Intel Arc Graphics with Level Zero, ["Windows","arc"])  /  Intel Arc Graphics with Level Zero

succeeded Apr 15, 2026 in 3m 57s