Skip to content

Commit f611c22

Browse files
committed
[ImplicitNullChecks] Use Register. NFC
1 parent e4cbbd3 commit f611c22

File tree

1 file changed

+3
-3
lines changed

1 file changed

+3
-3
lines changed

llvm/lib/CodeGen/ImplicitNullChecks.cpp

+3-3
Original file line numberDiff line numberDiff line change
@@ -195,7 +195,7 @@ class ImplicitNullChecks : public MachineFunctionPass {
195195
/// to be used. \p PrevInsts is the set of instruction seen since
196196
/// the explicit null check on \p PointerReg.
197197
SuitabilityResult isSuitableMemoryOp(const MachineInstr &MI,
198-
unsigned PointerReg,
198+
Register PointerReg,
199199
ArrayRef<MachineInstr *> PrevInsts);
200200

201201
/// Returns true if \p DependenceMI can clobber the liveIns in NullSucc block
@@ -317,7 +317,7 @@ bool ImplicitNullChecks::runOnMachineFunction(MachineFunction &MF) {
317317

318318
// Return true if any register aliasing \p Reg is live-in into \p MBB.
319319
static bool AnyAliasLiveIn(const TargetRegisterInfo *TRI,
320-
MachineBasicBlock *MBB, unsigned Reg) {
320+
MachineBasicBlock *MBB, Register Reg) {
321321
for (MCRegAliasIterator AR(Reg, TRI, /*IncludeSelf*/ true); AR.isValid();
322322
++AR)
323323
if (MBB->isLiveIn(*AR))
@@ -362,7 +362,7 @@ ImplicitNullChecks::areMemoryOpsAliased(const MachineInstr &MI,
362362

363363
ImplicitNullChecks::SuitabilityResult
364364
ImplicitNullChecks::isSuitableMemoryOp(const MachineInstr &MI,
365-
unsigned PointerReg,
365+
Register PointerReg,
366366
ArrayRef<MachineInstr *> PrevInsts) {
367367
// Implementation restriction for faulting_op insertion
368368
// TODO: This could be relaxed if we find a test case which warrants it.

0 commit comments

Comments
 (0)