lab52/testbench_51_behav.wcfg at master · kalaj3/lab52 · GitHub

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_51_behav.wdb" id="1">
         <top_modules>
            <top_module name="SLC3_TYPES" />
            <top_module name="\$unit_alu_sv_89769315 " />
            <top_module name="glbl" />
            <top_module name="testbench_51" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="156.300 ns"></ZoomStartTime>
      <ZoomEndTime time="196.001 ns"></ZoomEndTime>
      <Cursor1Time time="187.000 ns"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="176"></NameColumnWidth>
      <ValueColumnWidth column_width="85"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wvobject fp_name="/testbench_51/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/run_i" type="logic">
      <obj_property name="ElementShortName">run_i</obj_property>
      <obj_property name="ObjectShortName">run_i</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/continue_i" type="logic">
      <obj_property name="ElementShortName">continue_i</obj_property>
      <obj_property name="ObjectShortName">continue_i</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/sw_i" type="array">
      <obj_property name="ElementShortName">sw_i[15:0]</obj_property>
      <obj_property name="ObjectShortName">sw_i[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/led_o" type="array">
      <obj_property name="ElementShortName">led_o[15:0]</obj_property>
      <obj_property name="ObjectShortName">led_o[15:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/io_bridge/hex_display" type="array">
      <obj_property name="ElementShortName">hex_display[15:0]</obj_property>
      <obj_property name="ObjectShortName">hex_display[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/cpu_control/state" type="array">
      <obj_property name="ElementShortName">state[4:0]</obj_property>
      <obj_property name="ObjectShortName">state[4:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/mar" type="array">
      <obj_property name="ElementShortName">mar[15:0]</obj_property>
      <obj_property name="ObjectShortName">mar[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/mdr" type="array">
      <obj_property name="ElementShortName">mdr[15:0]</obj_property>
      <obj_property name="ObjectShortName">mdr[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/pc" type="array">
      <obj_property name="ElementShortName">pc[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/pc_next" type="array">
      <obj_property name="ElementShortName">pc_next[15:0]</obj_property>
      <obj_property name="ObjectShortName">pc_next[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/bus_buffer" type="array">
      <obj_property name="ElementShortName">bus_buffer[15:0]</obj_property>
      <obj_property name="ObjectShortName">bus_buffer[15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/regs_module/registers" type="array">
      <obj_property name="ElementShortName">registers[0:7][15:0]</obj_property>
      <obj_property name="ObjectShortName">registers[0:7][15:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/mem_mem_ena" type="logic">
      <obj_property name="ElementShortName">mem_mem_ena</obj_property>
      <obj_property name="ObjectShortName">mem_mem_ena</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench_51/dut/slc3/cpu/mem_wr_ena" type="logic">
      <obj_property name="ElementShortName">mem_wr_ena</obj_property>
      <obj_property name="ObjectShortName">mem_wr_ena</obj_property>
   </wvobject>
</wave_config>