Skip to content

Commit 9f2373c

Browse files
authored
Add s3 variant without BLE. (toitlang#61)
1 parent 8dc4b81 commit 9f2373c

File tree

3 files changed

+41
-0
lines changed

3 files changed

+41
-0
lines changed

variants/esp32s3-no-ble/README.md

Lines changed: 7 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,7 @@
1+
# ESP32S3-NO-BLE
2+
3+
A variant of the ESP32S3 envelope that disables Bluetooth support to
4+
save RAM and flash space.
5+
6+
Bluetooth reserves memory even when not used. Use this variant if you
7+
do not need Bluetooth support.
Lines changed: 30 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,30 @@
1+
--- toit/toolchains/esp32s3/sdkconfig.defaults
2+
+++ synthesized/esp32s3-no-ble/sdkconfig.defaults
3+
@@ -10,19 +10,6 @@
4+
CONFIG_PARTITION_TABLE_CUSTOM=y
5+
CONFIG_COMPILER_OPTIMIZATION_SIZE=y
6+
CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_DISABLE=y
7+
-CONFIG_BT_ENABLED=y
8+
-CONFIG_BT_NIMBLE_ENABLED=y
9+
-CONFIG_BT_NIMBLE_MEM_ALLOC_MODE_DEFAULT=y
10+
-CONFIG_BT_NIMBLE_LOG_LEVEL_NONE=y
11+
-CONFIG_BT_NIMBLE_MAX_CONNECTIONS=2
12+
-CONFIG_BT_NIMBLE_MAX_BONDS=4
13+
-CONFIG_BT_NIMBLE_MAX_CCCDS=3
14+
-CONFIG_BT_NIMBLE_PINNED_TO_CORE_1=y
15+
-CONFIG_BT_NIMBLE_NVS_PERSIST=y
16+
-CONFIG_BT_NIMBLE_SVC_GAP_DEVICE_NAME="toit"
17+
-CONFIG_BT_NIMBLE_SVC_GAP_APPEARANCE=0x0
18+
-CONFIG_BT_NIMBLE_ACL_BUF_COUNT=10
19+
-CONFIG_BT_CTRL_BLE_MAX_ACT=10
20+
# CONFIG_SPI_SLAVE_ISR_IN_IRAM is not set
21+
CONFIG_UART_ISR_IN_IRAM=y
22+
# CONFIG_ESP_ERR_TO_NAME_LOOKUP is not set
23+
@@ -57,6 +44,7 @@
24+
CONFIG_MBEDTLS_SSL_IN_CONTENT_LEN=7800
25+
CONFIG_MBEDTLS_SSL_OUT_CONTENT_LEN=3700
26+
CONFIG_MBEDTLS_X509_TRUSTED_CERT_CALLBACK=y
27+
+CONFIG_MBEDTLS_ECP_RESTARTABLE=y
28+
# CONFIG_MBEDTLS_HARDWARE_MPI is not set
29+
CONFIG_MBEDTLS_TLS_CLIENT_ONLY=y
30+
CONFIG_MBEDTLS_POLY1305_C=y
Lines changed: 4 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,4 @@
1+
# ESP32S3-SPIRAM-OCTO
2+
3+
A variant of the ESP32S3 envelope that configures the external SPI
4+
RAM to be octo-spi.

0 commit comments

Comments
 (0)