Hi, I want to generate a symbol from a simple VHDL file, but symbolator don't recognize the file or something else. [reset_generator.vhdl.txt](https://github.com/kevinpt/symbolator/files/1994729/reset_generator.vhdl.txt) I use symbolator 1.0.2 hdlpasrse 1.0.4