Skip to content

Commit f49e9bd

Browse files
committed
chore: naming
1 parent dc5f56f commit f49e9bd

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

src/Init/Data/BitVec/Bitblast.lean

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1964,7 +1964,7 @@ def clzAuxRec {w : Nat} (x : BitVec w) (n : Nat) : BitVec w :=
19641964
| 0 => if x.getLsbD 0 then BitVec.ofNat w (w - 1) else BitVec.ofNat w w
19651965
| n' + 1 => if x.getLsbD n then BitVec.ofNat w (w - 1 - n) else clzAuxRec x n'
19661966

1967-
theorem clz_eq_clzAuxRec_of_false (x : BitVec w) (h : ∀ i, n < i → x.getLsbD i = false) :
1967+
theorem clz_eq_clzAuxRec_of_forall_getLsbD_false (x : BitVec w) (h : ∀ i, n < i → x.getLsbD i = false) :
19681968
x.clz = x.clzAuxRec n := by
19691969
have := Nat.lt_pow_self (a := 2) (n := w) (by omega)
19701970
rcases w with _|w
@@ -2017,7 +2017,7 @@ theorem clz_eq_clzAuxRec_of_false (x : BitVec w) (h : ∀ i, n < i → x.getLsbD
20172017

20182018
theorem clz_eq_clzAuxRec_of_le (x : BitVec w) (h : w - 1 ≤ n) :
20192019
x.clz = x.clzAuxRec n := by
2020-
rw [clz_eq_clzAuxRec_of_false]
2020+
rw [clz_eq_clzAuxRec_of_forall_getLsbD_false]
20212021
intro i hi
20222022
simp [show w ≤ i by omega]
20232023

0 commit comments

Comments
 (0)