__ _ __ _ __
/ / (_) /____ | |/_/
/ /__/ / __/ -_)> <
/____/_/\__/\__/_/|_|
Build your hardware, easily!
(c) Copyright 2012-2025 Enjoy-Digital
(c) Copyright 2007-2015 M-Labs
BIOS CRC passed (459905b9)
LiteX git sha1: 863a2b14f
--=============== SoC ==================--
CPU: VexRiscv SMP-LINUX @ 100MHz
BUS: wishbone 32-bit @ 4GiB
CSR: 32-bit data big ordering
ROM: 64.0KiB
SRAM: 6.0KiB
FLASH: 16.0MiB
Couldn't read SDRAM size from the SPD, defaulting to 256 MB.
SDRAM: 256.0MiB 16-bit @ 800MT/s (CL-7 CWL-5)
MAIN-RAM: 256.0MiB
--========== Initialization ============--
Initializing SDRAM @0x40000000...
Switching SDRAM to software control.
Read leveling:
m0, b00: |00000000000000000000000000000000| delays: -
m0, b01: |00000000000000000000000000000000| delays: -
m0, b02: |11111111111100000000000000000000| delays: 05+-05
m0, b03: |00000000000000011111111111110000| delays: 21+-06
m0, b04: |00000000000000000000000000000001| delays: -
m0, b05: |00000000000000000000000000000000| delays: -
m0, b06: |00000000000000000000000000000000| delays: -
m0, b07: |00000000000000000000000000000000| delays: -
best: m0, b03 delays: 21+-06
m1, b00: |00000000000000000000000000000000| delays: -
m1, b01: |00000000000000000000000000000000| delays: -
m1, b02: |11111111111100000000000000000000| delays: 05+-05
m1, b03: |00000000000000011111111111110000| delays: 21+-06
m1, b04: |00000000000000000000000000000011| delays: 30+-00
m1, b05: |00000000000000000000000000000000| delays: -
m1, b06: |00000000000000000000000000000000| delays: -
m1, b07: |00000000000000000000000000000000| delays: -
best: m1, b03 delays: 21+-06
Switching SDRAM to hardware control.
Memtest at 0x40000000 (2.0MiB)...
Write: 0x40000000-0x40200000 2.0MiB
Read: 0x40000000-0x40200000 2.0MiB
Memtest OK
Memspeed at 0x40000000 (Sequential, 2.0MiB)...
Write speed: 159.9MiB/s
Read speed: 77.8MiB/s
Initializing s25fl128s SPI Flash @0x01000000...
Enabling Quad mode...
I'm not sure if this is a hardware issue that's specific to my board - perhaps my flash chip is borked, and if so feel free to close the issue. I have been able to get Linux to boot if I comment out the following two lines in make.py:
if "spiflash" in board.soc_capabilities:
soc_kwargs.update(with_spi_flash=True)
An an effort to hack around #435, I've been playing with Linux on an Arty S7. I'm able to build and load a bitstream, but when I go to load the Linux image over UART it appears to hang on SPI flash init:
I'm not sure if this is a hardware issue that's specific to my board - perhaps my flash chip is borked, and if so feel free to close the issue. I have been able to get Linux to boot if I comment out the following two lines in make.py:
Thank you for your time!