Skip to content

Commit 87307de

Browse files
committed
targets: use canonical SoCCore imports
Update board targets to import SoCCore-related helpers from litex.soc.integration.soc, which is now the canonical module. soc_core.py remains available in LiteX as a compatibility wrapper, so this is a source cleanup without breaking downstream imports.
1 parent 714c0d8 commit 87307de

229 files changed

Lines changed: 229 additions & 229 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

litex_boards/targets/adi_adrv2crr_fmc.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -15,7 +15,7 @@
1515

1616
from litex_boards.platforms import adi_adrv2crr_fmc
1717

18-
from litex.soc.integration.soc_core import *
18+
from litex.soc.integration.soc import *
1919
from litex.soc.integration.builder import *
2020

2121
from litex.soc.cores.clock import *

litex_boards/targets/adi_plutosdr.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,7 @@
1717

1818
from litex_boards.platforms import adi_plutosdr
1919

20-
from litex.soc.integration.soc_core import *
20+
from litex.soc.integration.soc import *
2121
from litex.soc.integration.builder import *
2222

2323
from litex.soc.cores.clock import *

litex_boards/targets/alchitry_au.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@
1313
from litex_boards.platforms import alchitry_au
1414

1515
from litex.soc.interconnect.csr import *
16-
from litex.soc.integration.soc_core import *
16+
from litex.soc.integration.soc import *
1717
from litex.soc.integration.builder import *
1818

1919
from litex.soc.cores.clock import *

litex_boards/targets/alchitry_au_v2.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@
1414
from litex_boards.platforms import alchitry_au_v2
1515

1616
from litex.soc.interconnect.csr import *
17-
from litex.soc.integration.soc_core import *
17+
from litex.soc.integration.soc import *
1818
from litex.soc.integration.builder import *
1919

2020
from litex.soc.cores.clock import *

litex_boards/targets/alchitry_cu.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,7 @@
1212

1313
from litex_boards.platforms import alchitry_cu
1414

15-
from litex.soc.integration.soc_core import *
15+
from litex.soc.integration.soc import *
1616
from litex.soc.integration.soc import SoCRegion
1717
from litex.soc.integration.builder import *
1818
from litex.soc.cores.clock import iCE40PLL

litex_boards/targets/alchitry_mojo.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -47,7 +47,7 @@
4747
from litex_boards.platforms import alchitry_mojo
4848

4949
from litex.soc.interconnect.csr import *
50-
from litex.soc.integration.soc_core import *
50+
from litex.soc.integration.soc import *
5151
from litex.soc.integration.builder import *
5252

5353
from litex.soc.cores.clock import *

litex_boards/targets/alchitry_pt_v2.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@
1313
from litex_boards.platforms import alchitry_pt_v2
1414

1515
from litex.soc.interconnect.csr import *
16-
from litex.soc.integration.soc_core import *
16+
from litex.soc.integration.soc import *
1717
from litex.soc.integration.builder import *
1818

1919
from litex.soc.cores.clock import *

litex_boards/targets/alibaba_vu13p.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -15,7 +15,7 @@
1515
from litex_boards.platforms import alibaba_vu13p
1616

1717
from litex.soc.cores.clock import *
18-
from litex.soc.integration.soc_core import *
18+
from litex.soc.integration.soc import *
1919
from litex.soc.integration.builder import *
2020

2121
from litex.soc.cores.led import LedChaser

litex_boards/targets/alibaba_xcku3p.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -24,7 +24,7 @@
2424

2525
from litex_boards.platforms import alibaba_xcku3p
2626

27-
from litex.soc.integration.soc_core import *
27+
from litex.soc.integration.soc import *
2828
from litex.soc.integration.builder import *
2929

3030
from litex.soc.cores.clock import *

litex_boards/targets/alientek_davincipro.py

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -17,7 +17,7 @@
1717
from litex_boards.platforms import alientek_davincipro
1818

1919
from litex.soc.cores.clock import *
20-
from litex.soc.integration.soc_core import *
20+
from litex.soc.integration.soc import *
2121
from litex.soc.integration.builder import *
2222
from litex.soc.cores.led import LedChaser
2323
from litex.soc.cores.gpio import GPIOIn, GPIOTristate

0 commit comments

Comments
 (0)