@@ -2368,7 +2368,7 @@ mlir::Value CIRGenFunction::buildCommonNeonBuiltinExpr(
2368
2368
mlir::cir::VectorType resTy =
2369
2369
(builtinID == NEON::BI__builtin_neon_vqdmulhq_lane_v ||
2370
2370
builtinID == NEON::BI__builtin_neon_vqrdmulhq_lane_v)
2371
- ? mlir::cir::VectorType::get (builder. getContext (), vTy.getEltType (),
2371
+ ? mlir::cir::VectorType::get (& getMLIRContext (), vTy.getEltType (),
2372
2372
vTy.getSize () * 2 )
2373
2373
: vTy;
2374
2374
mlir::cir::VectorType mulVecT =
@@ -3055,73 +3055,73 @@ CIRGenFunction::buildAArch64BuiltinExpr(unsigned BuiltinID, const CallExpr *E,
3055
3055
case NEON::BI__builtin_neon_vget_lane_i8:
3056
3056
case NEON::BI__builtin_neon_vdupb_lane_i8:
3057
3057
Ops[0 ] = builder.createBitcast (
3058
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt8Ty, 8 ));
3058
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt8Ty, 8 ));
3059
3059
return builder.create <mlir::cir::VecExtractOp>(
3060
3060
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3061
3061
case NEON::BI__builtin_neon_vgetq_lane_i8:
3062
3062
case NEON::BI__builtin_neon_vdupb_laneq_i8:
3063
3063
Ops[0 ] = builder.createBitcast (
3064
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt8Ty, 16 ));
3064
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt8Ty, 16 ));
3065
3065
return builder.create <mlir::cir::VecExtractOp>(
3066
3066
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3067
3067
case NEON::BI__builtin_neon_vget_lane_i16:
3068
3068
case NEON::BI__builtin_neon_vduph_lane_i16:
3069
3069
Ops[0 ] = builder.createBitcast (
3070
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt16Ty, 4 ));
3070
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt16Ty, 4 ));
3071
3071
return builder.create <mlir::cir::VecExtractOp>(
3072
3072
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3073
3073
case NEON::BI__builtin_neon_vgetq_lane_i16:
3074
3074
case NEON::BI__builtin_neon_vduph_laneq_i16:
3075
3075
Ops[0 ] = builder.createBitcast (
3076
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt16Ty, 8 ));
3076
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt16Ty, 8 ));
3077
3077
return builder.create <mlir::cir::VecExtractOp>(
3078
3078
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3079
3079
case NEON::BI__builtin_neon_vget_lane_i32:
3080
3080
case NEON::BI__builtin_neon_vdups_lane_i32:
3081
3081
Ops[0 ] = builder.createBitcast (
3082
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt32Ty, 2 ));
3082
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt32Ty, 2 ));
3083
3083
return builder.create <mlir::cir::VecExtractOp>(
3084
3084
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3085
3085
case NEON::BI__builtin_neon_vget_lane_f32:
3086
3086
case NEON::BI__builtin_neon_vdups_lane_f32:
3087
3087
Ops[0 ] = builder.createBitcast (
3088
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), FloatTy, 2 ));
3088
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), FloatTy, 2 ));
3089
3089
return builder.create <mlir::cir::VecExtractOp>(
3090
3090
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3091
3091
case NEON::BI__builtin_neon_vgetq_lane_i32:
3092
3092
case NEON::BI__builtin_neon_vdups_laneq_i32:
3093
3093
Ops[0 ] = builder.createBitcast (
3094
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt32Ty, 4 ));
3094
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt32Ty, 4 ));
3095
3095
return builder.create <mlir::cir::VecExtractOp>(
3096
3096
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3097
3097
case NEON::BI__builtin_neon_vget_lane_i64:
3098
3098
case NEON::BI__builtin_neon_vdupd_lane_i64:
3099
3099
Ops[0 ] = builder.createBitcast (
3100
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt64Ty, 1 ));
3100
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt64Ty, 1 ));
3101
3101
return builder.create <mlir::cir::VecExtractOp>(
3102
3102
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3103
3103
case NEON::BI__builtin_neon_vdupd_lane_f64:
3104
3104
case NEON::BI__builtin_neon_vget_lane_f64:
3105
3105
Ops[0 ] = builder.createBitcast (
3106
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), DoubleTy, 1 ));
3106
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), DoubleTy, 1 ));
3107
3107
return builder.create <mlir::cir::VecExtractOp>(
3108
3108
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3109
3109
case NEON::BI__builtin_neon_vgetq_lane_i64:
3110
3110
case NEON::BI__builtin_neon_vdupd_laneq_i64:
3111
3111
Ops[0 ] = builder.createBitcast (
3112
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), UInt64Ty, 2 ));
3112
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), UInt64Ty, 2 ));
3113
3113
return builder.create <mlir::cir::VecExtractOp>(
3114
3114
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3115
3115
case NEON::BI__builtin_neon_vgetq_lane_f32:
3116
3116
case NEON::BI__builtin_neon_vdups_laneq_f32:
3117
3117
Ops[0 ] = builder.createBitcast (
3118
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), FloatTy, 4 ));
3118
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), FloatTy, 4 ));
3119
3119
return builder.create <mlir::cir::VecExtractOp>(
3120
3120
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3121
3121
case NEON::BI__builtin_neon_vgetq_lane_f64:
3122
3122
case NEON::BI__builtin_neon_vdupd_laneq_f64:
3123
3123
Ops[0 ] = builder.createBitcast (
3124
- Ops[0 ], mlir::cir::VectorType::get (builder. getContext (), DoubleTy, 2 ));
3124
+ Ops[0 ], mlir::cir::VectorType::get (& getMLIRContext (), DoubleTy, 2 ));
3125
3125
return builder.create <mlir::cir::VecExtractOp>(
3126
3126
getLoc (E->getExprLoc ()), Ops[0 ], buildScalarExpr (E->getArg (1 )));
3127
3127
case NEON::BI__builtin_neon_vaddh_f16:
0 commit comments