Skip to content

Commit 650c796

Browse files
committed
[CIR][CIRGen] Support __builtin_isinf_sign
1 parent eacaabb commit 650c796

File tree

3 files changed

+58
-0
lines changed

3 files changed

+58
-0
lines changed

clang/include/clang/CIR/Dialect/Builder/CIRBaseBuilder.h

+4
Original file line numberDiff line numberDiff line change
@@ -494,6 +494,10 @@ class CIRBaseBuilderTy : public mlir::OpBuilder {
494494
return createCast(cir::CastKind::int_to_ptr, src, newTy);
495495
}
496496

497+
mlir::Value createIntToBoolCast(mlir::Value v) {
498+
return createCast(cir::CastKind::int_to_bool, v, getBoolTy());
499+
}
500+
497501
mlir::Value createGetMemberOp(mlir::Location &loc, mlir::Value structPtr,
498502
const char *fldName, unsigned idx) {
499503

clang/lib/CIR/CodeGen/CIRGenBuiltin.cpp

+21
Original file line numberDiff line numberDiff line change
@@ -1424,6 +1424,27 @@ RValue CIRGenFunction::emitBuiltinExpr(const GlobalDecl GD, unsigned BuiltinID,
14241424
case Builtin::BI__builtin_matrix_column_major_store:
14251425
llvm_unreachable("BI__builtin_matrix_column_major_store NYI");
14261426

1427+
case Builtin::BI__builtin_isinf_sign: {
1428+
CIRGenFunction::CIRGenFPOptionsRAII FPOptsRAII(*this, E);
1429+
mlir::Location Loc = getLoc(E->getBeginLoc());
1430+
mlir::Value Arg = emitScalarExpr(E->getArg(0));
1431+
mlir::Value AbsArg = builder.create<cir::FAbsOp>(Loc, Arg.getType(), Arg);
1432+
mlir::Value IsInf =
1433+
builder.createIsFPClass(Loc, AbsArg, FPClassTest::fcInf);
1434+
// FIMXE: CIR now will convert cir::BoolType to i8 type unconditionally.
1435+
// see https://github.com/llvm/clangir/issues/480
1436+
// fix the issue can eliminate redundant cast instruction
1437+
// for IsInf and IsNeg, i1 -> i8 -> i1
1438+
mlir::Value IsNeg = emitSignBit(Loc, *this, Arg);
1439+
auto IntTy = ConvertType(E->getType());
1440+
auto Zero = builder.getNullValue(IntTy, Loc);
1441+
auto One = builder.getConstant(Loc, cir::IntAttr::get(IntTy, 1));
1442+
auto NegativeOne = builder.getConstant(Loc, cir::IntAttr::get(IntTy, -1));
1443+
auto SignResult = builder.createSelect(Loc, IsNeg, NegativeOne, One);
1444+
auto Result = builder.createSelect(Loc, IsInf, SignResult, Zero);
1445+
return RValue::get(Result);
1446+
}
1447+
14271448
case Builtin::BI__builtin_flt_rounds:
14281449
llvm_unreachable("BI__builtin_flt_rounds NYI");
14291450

Original file line numberDiff line numberDiff line change
@@ -0,0 +1,33 @@
1+
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -fclangir -emit-cir %s -o %t.cir
2+
// RUN: FileCheck --check-prefix=CIR --input-file=%t.cir %s
3+
// RUN: %clang_cc1 -triple x86_64-unknown-linux-gnu -fclangir -emit-llvm %s -o %t.ll
4+
// RUN: FileCheck --check-prefix=LLVM --input-file=%t.ll %s
5+
6+
int test_float_isinf_sign(float x) {
7+
// CIR-LABEL: test_float_isinf_sign
8+
// CIR: %[[TMP0:.*]] = cir.load %{{.*}} : !cir.ptr<!cir.float>, !cir.float
9+
// CIR: %[[TMP1:.*]] = cir.fabs %[[TMP0]] : !cir.float
10+
// CIR: %[[IS_INF:.*]] = cir.is_fp_class %[[TMP1]], 516 : (!cir.float) -> !cir.bool
11+
// CIR: %[[IS_NEG:.*]] = cir.signbit %[[TMP0]] : !cir.float -> !cir.bool
12+
// CIR: %[[C_0:.*]] = cir.const #cir.int<0> : !s32i
13+
// CIR: %[[C_1:.*]] = cir.const #cir.int<1> : !s32i
14+
// CIR: %[[C_m1:.*]] = cir.const #cir.int<-1> : !s32i
15+
// CIR: %[[TMP4:.*]] = cir.select if %[[IS_NEG]] then %[[C_m1]] else %[[C_1]] : (!cir.bool, !s32i, !s32i) -> !s32i
16+
// CIR: %[[RET:.*]] = cir.select if %[[IS_INF]] then %[[TMP4]] else %[[C_0]] : (!cir.bool, !s32i, !s32i) -> !s32i
17+
// CIR: cir.store %[[RET]], %{{.*}} : !s32i, !cir.ptr<!s32i>
18+
19+
// LLVM-LABEL: test_float_isinf_sign
20+
// LLVM: %[[TMP0:.*]] = load float, ptr %{{.*}}
21+
// LLVM: %[[TMP1:.*]] = call float @llvm.fabs.f32(float %[[TMP0]])
22+
// LLVM: %[[IS_INF:.*]] = call i1 @llvm.is.fpclass.f32(float %[[TMP1]], i32 516)
23+
// LLVM: %[[IS_INF_I8:.*]] = zext i1 %[[IS_INF]] to i8
24+
// LLVM: %[[TMP1:.*]] = bitcast float %[[TMP0]] to i32
25+
// LLVM: %[[IS_NEG:.*]] = icmp slt i32 %[[TMP1]], 0
26+
// LLVM: %[[IS_NEG_I8:.*]] = zext i1 %[[IS_NEG]] to i8
27+
// LLVM: %[[IS_NEG_I1:.*]] = trunc i8 %[[IS_NEG_I8]] to i1
28+
// LLVM: %[[TMP2:.*]] = select i1 %[[IS_NEG_I1]], i32 -1, i32 1
29+
// LLVM: %[[IS_INF_I1:.*]] = trunc i8 %[[IS_INF_I8]] to i1
30+
// LLVM: %[[RET:.*]] = select i1 %[[IS_INF_I1]], i32 %[[TMP2]], i32 0
31+
// LLVM: store i32 %[[RET]], ptr %{{.*}}, align 4
32+
return __builtin_isinf_sign(x);
33+
}

0 commit comments

Comments
 (0)