[cov] Increase watchdog timeout for reset reason tests #18638

Job	Run time
Lint (quick)	3m 55s
Lint (slow)	11m 52s
Build documentation	5m 25s
Run OTBN crypto tests	22m 45s
Airgapped build	23m 42s
Run OTBN smoke Test	2m 43s
Verible lint	1m 7s
Build Docker Containers	2m 25s
Verilated English Breakfast	8m 3s
Build and test software	33m 22s
QEMU smoketest	2m 23s
Test QEMU local development override	4m 57s
CW305's Bitstream	13m 57s
Verilated Earl Grey	1h 19m 26s
Earl Grey for CW310 / Build bitstream	3m 55s
Earl Grey for CW310 Hyperdebug / Build bitstream	2m 42s
Earl Grey for CW340 / Build bitstream	1m 37s
CW310 Manufacturing Tests / FPGA test	37m 32s
CW310 SiVal Tests / FPGA test	39m 5s
Hyper310 ROM_EXT Tests / FPGA test	53m 51s
CW310 SiVal ROM_EXT Tests / FPGA test	32m 5s
CW310 Test ROM Tests / FPGA test	6m 54s
CW310 ROM_EXT Tests / FPGA test	8m 2s
CW310 ROM Tests / FPGA test	54m 45s
CW340 SiVal ROM_EXT Tests / FPGA test	10m 52s
CW340 SiVal Tests / FPGA test	5m 12s
CW340 Test ROM Tests / FPGA test	1m 30s
CW340 Manufacturing Tests / FPGA test	45m 26s
CW340 ROM Tests / FPGA test	1m 37s
CW340 ROM_EXT Tests / FPGA test	5m 32s
Cache bitstreams to GCP	0s
Verify FPGA jobs	45s
	8h 47m 24s

Provide feedback