Skip to content

ot_spi_device Set WEL/BUSY bits in UPLOAD_CMD_FIFO #491

ot_spi_device Set WEL/BUSY bits in UPLOAD_CMD_FIFO

ot_spi_device Set WEL/BUSY bits in UPLOAD_CMD_FIFO #491

Triggered via pull request January 6, 2026 17:41
Status Failure
Total duration 46m 47s
Artifacts 3

ci_regression.yml

on: pull_request
Fit to window
Zoom out
Zoom in

Annotations

6 errors and 5 warnings
ROM_EXT / EG Regression
Process completed with exit code 1.
ROM_EXT / EG Regression
There were some unexpected test failures
SiVal ROM_EXT / EG Regression
Process completed with exit code 1.
SiVal ROM_EXT / EG Regression
There were some unexpected test failures
ROM / EG Regression
Process completed with exit code 1.
ROM / EG Regression
There were some unexpected test failures
ROM_EXT / EG Regression
Failed to restore: Cache service responded with 400
SiVal ROM_EXT / EG Regression
Some tests passed which we did not expect
SiVal ROM_EXT / EG Regression
Failed to restore: Cache service responded with 400
ROM / EG Regression
Some tests passed which we did not expect
ROM / EG Regression
Failed to restore: Cache service responded with 400

Artifacts

Produced during runtime
Name Size Digest
sim_qemu_rom_ext-bazel-test-results
144 KB
sha256:c09add0de64dc0c521bb5ee2bdd1957b05922d4470eb9bd6afb87b1f1b35396a
sim_qemu_rom_with_fake_keys-bazel-test-results
156 KB
sha256:a1102937ec43c0a46c83c459592bb0baa60a12703f6262fa35bf0ca0cd430c28
sim_qemu_sival_rom_ext-bazel-test-results
124 KB
sha256:12ef19aef7d51514168683963861b6bea4b0e2dee7c51048f2f64a00b9815335