Skip to content

Fix misaligned addresses while reading tensor attributes from raw data buffers #10451

Fix misaligned addresses while reading tensor attributes from raw data buffers

Fix misaligned addresses while reading tensor attributes from raw data buffers #10451

Re-run triggered February 14, 2026 00:39
Status Success
Total duration 4h 5m 52s
Artifacts

windows_dml.yml

on: pull_request
Windows GPU DML CI Pipeline
1h 28m
Windows GPU DML CI Pipeline
Fit to window
Zoom out
Zoom in

Annotations

6 warnings
Windows GPU DML CI Pipeline: onnxruntime/core/mlas/lib/amd64/QgemmU8X8KernelAvx2.asm#L1234
epilog offset from end of function exceeds 4095
Windows GPU DML CI Pipeline: onnxruntime/core/mlas/lib/amd64/QgemmU8X8KernelAvx2.asm#L1227
epilog offset from end of function exceeds 4095
Windows GPU DML CI Pipeline: onnxruntime/core/mlas/lib/amd64/QgemmU8X8KernelAvx2.asm#L1220
epilog offset from end of function exceeds 4095
Windows GPU DML CI Pipeline: onnxruntime/core/mlas/lib/amd64/QgemmU8X8KernelAvx2.asm#L1213
epilog offset from end of function exceeds 4095
Windows GPU DML CI Pipeline: onnxruntime/core/mlas/lib/amd64/QgemmU8X8KernelAvx2.asm#L1206
epilog offset from end of function exceeds 4095
Windows GPU DML CI Pipeline: onnxruntime/core/mlas/lib/amd64/QgemmU8X8KernelAvx2.asm#L1199
epilog offset from end of function exceeds 4095