Skip to content
Generate

Generate #1381

Sign in to view logs

Generate

Generate #1381

Triggered via schedule May 25, 2025 07:32
@salkiniumsalkinium
⁠ 202131e
develop
Status Failure
Total duration 6m 24s
Artifacts –

tests.yml

on: schedule
STM32: F4, G4, L0, H5
6m 9s
STM32: F4, G4, L0, H5
STM32: C0, G0, U0, H7, L4
6m 19s
STM32: C0, G0, U0, H7, L4
STM32: F0, F1, F2, F3, F7, L1, L5, WB, WL, U5
6m 6s
STM32: F0, F1, F2, F3, F7, L1, L5, WB, WL, U5
AVR, SAM, NRF, RP
10s
AVR, SAM, NRF, RP
Fit to window
Zoom out
Zoom in

Annotations

4 errors
AVR, SAM, NRF, RP
Process completed with exit code 2.
STM32: F0, F1, F2, F3, F7, L1, L5, WB, WL, U5
Process completed with exit code 2.
STM32: F4, G4, L0, H5
Process completed with exit code 2.
STM32: C0, G0, U0, H7, L4
Process completed with exit code 2.