Skip to content
Generate

Generate #1533

Sign in to view logs

Generate

Generate #1533

Triggered via schedule October 19, 2025 07:28
@salkiniumsalkinium
⁠ 908a995
develop
Status Failure
Total duration 5m 28s
Artifacts –

tests.yml

on: schedule
STM32: F4, G4, L0, H5
1m 50s
STM32: F4, G4, L0, H5
STM32: C0, G0, U0, H7, L4
2m 0s
STM32: C0, G0, U0, H7, L4
STM32: F0, F1, F2, F3, F7, L1, L5, WB, WL, U5
5m 24s
STM32: F0, F1, F2, F3, F7, L1, L5, WB, WL, U5
AVR, SAM, NRF, RP
25s
AVR, SAM, NRF, RP
keep-alive
5s
keep-alive
Fit to window
Zoom out
Zoom in

Annotations

5 errors
AVR, SAM, NRF, RP
Process completed with exit code 2.
AVR, SAM, NRF, RP
Process completed with exit code 2.
STM32: F4, G4, L0, H5
Process completed with exit code 1.
STM32: C0, G0, U0, H7, L4
Process completed with exit code 1.
STM32: F0, F1, F2, F3, F7, L1, L5, WB, WL, U5
Process completed with exit code 1.