Skip to content

Latest commit

 

History

History
76 lines (67 loc) · 3.14 KB

File metadata and controls

76 lines (67 loc) · 3.14 KB

* Digital Systems - Sistemas Digitales: De las puertas logicas al procesador

Semana 0 - Week 0

L0.1 Binary numeration system (19:10)

L0.2 Algorithm representation in pseudocode (17:11)

finish quizes for week 0

Semana 1 - Week 1

COURSE PRESENTATION

L1.1 Digital systems (11:44)

L1.2 Digital system description

L1.3 Digital electronic systems (16:38)

P1.1 Processor: Specification (17:59)

P1.2 Examples of Programs (19:32)

Assignments

HC Free 1

L2.1. Combinational circuits (23:01)

L2.2. Boolean Algebra (26:02)

L2.3. NAND, NOR, XOR, NXOR, TRI-STATE (27:28)

P2.1. Functional specification (12:53)

P2.2. Structural specification (11:15)

Week 2 exercises

Discussion free exercises

Introduction to VerilUOC_Desktop (I). Logisim and VerilCirc (20:57)

Introduction to VerilUOC_Desktop (II). BoolMin and VerilChart (12:20)

HC Free 2

L3.1. Combinational circuit synthesis tools (21:33)

L3.2. Propagation time (14:46)

L3.3. Other logic blocks (24:06)

L3.4. Programming language structures (14:28)

P3.1. Structural specification (continuation) (9:12)

Week 3 exercises

HC Free 3

Semana 4 / Week 4

L4.1. Arithmetic blocks (27:29)

L4.2. Short introduction to VHDL (EN) (22:07)

L4.3. Short introduction to VHDL (EN) (18:30)

L4.4. Short introduction to VHDL (EN) (32:37)