Skip to content

Commit 6cb6d4c

Browse files
PizzaAllTheWayPizzaAllTheWay
committed
testing
1 parent fc29f50 commit 6cb6d4c

7 files changed

Lines changed: 466 additions & 5 deletions

File tree

‎boards/nordic/bm_nrf54l15dk/include/board-config.h‎

Lines changed: 44 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -63,40 +63,79 @@ extern "C" {
6363
#define BOARD_CONSOLE_UARTE_PIN_CTS NRF_PIN_PORT_TO_PIN_NUMBER(7, 1)
6464
#endif
6565

66+
/* Application SPI master configuration */
67+
#ifndef BOARD_APP_SPIM_INST
68+
#define BOARD_APP_SPIM_INST NRF_SPIM21
69+
#endif
70+
71+
#ifndef BOARD_APP_SPIM_PIN_SCK
72+
#define BOARD_APP_SPIM_PIN_SCK NRF_PIN_PORT_TO_PIN_NUMBER(11, 1)
73+
#endif
74+
#ifndef BOARD_APP_SPIM_PIN_MOSI
75+
#define BOARD_APP_SPIM_PIN_MOSI NRF_PIN_PORT_TO_PIN_NUMBER(12, 1)
76+
#endif
77+
#ifndef BOARD_APP_SPIM_PIN_MISO
78+
#define BOARD_APP_SPIM_PIN_MISO NRF_PIN_PORT_TO_PIN_NUMBER(13, 1) /* Shared with Button 0. */
79+
#endif
80+
#ifndef BOARD_APP_SPIM_PIN_CSN
81+
#define BOARD_APP_SPIM_PIN_CSN NRF_PIN_PORT_TO_PIN_NUMBER(14, 1) /* Shared with LED 3. */
82+
#endif
83+
84+
/* Application SPI slave configuration */
85+
#ifndef BOARD_APP_SPIS_INST
86+
#define BOARD_APP_SPIS_INST NRF_SPIS30
87+
#endif
88+
89+
#ifndef BOARD_APP_SPIS_PIN_SCK
90+
#define BOARD_APP_SPIS_PIN_SCK NRF_PIN_PORT_TO_PIN_NUMBER(0, 0)
91+
#endif
92+
#ifndef BOARD_APP_SPIS_PIN_MOSI
93+
#define BOARD_APP_SPIS_PIN_MOSI NRF_PIN_PORT_TO_PIN_NUMBER(1, 0)
94+
#endif
95+
#ifndef BOARD_APP_SPIS_PIN_MISO
96+
#define BOARD_APP_SPIS_PIN_MISO NRF_PIN_PORT_TO_PIN_NUMBER(2, 0)
97+
#endif
98+
#ifndef BOARD_APP_SPIS_PIN_CSN
99+
#define BOARD_APP_SPIS_PIN_CSN NRF_PIN_PORT_TO_PIN_NUMBER(3, 0)
100+
#endif
101+
66102
/* Application UART configuration */
67103
#ifndef BOARD_APP_UARTE_INST
68104
#define BOARD_APP_UARTE_INST NRF_UARTE30
69105
#endif
70106

71107
#ifndef BOARD_APP_UARTE_PIN_TX
72-
#define BOARD_APP_UARTE_PIN_TX NRF_PIN_PORT_TO_PIN_NUMBER(0, 0)
108+
#define BOARD_APP_UARTE_PIN_TX NRF_PIN_PORT_TO_PIN_NUMBER(0, 0) /* Shared with SPI slave SCK. */
73109
#endif
74110
#ifndef BOARD_APP_UARTE_PIN_RX
75-
#define BOARD_APP_UARTE_PIN_RX NRF_PIN_PORT_TO_PIN_NUMBER(1, 0)
111+
#define BOARD_APP_UARTE_PIN_RX NRF_PIN_PORT_TO_PIN_NUMBER(1, 0) /* Shared with SPI slave MOSI. */
76112
#endif
77113
#ifndef BOARD_APP_UARTE_PIN_RTS
78-
#define BOARD_APP_UARTE_PIN_RTS NRF_PIN_PORT_TO_PIN_NUMBER(2, 0)
114+
#define BOARD_APP_UARTE_PIN_RTS NRF_PIN_PORT_TO_PIN_NUMBER(2, 0) /* Shared with SPI slave MISO. */
79115
#endif
80116
#ifndef BOARD_APP_UARTE_PIN_CTS
81-
#define BOARD_APP_UARTE_PIN_CTS NRF_PIN_PORT_TO_PIN_NUMBER(3, 0)
117+
#define BOARD_APP_UARTE_PIN_CTS NRF_PIN_PORT_TO_PIN_NUMBER(3, 0) /* Shared with SPI slave CSN. */
82118
#endif
83119

84120
/* Application LPUART configuration */
85121
#ifndef BOARD_APP_LPUARTE_INST
86122
#define BOARD_APP_LPUARTE_INST NRF_UARTE21
87123
#endif
88124

125+
/* Shared with SPI master SCK. */
89126
#ifndef BOARD_APP_LPUARTE_PIN_TX
90127
#define BOARD_APP_LPUARTE_PIN_TX NRF_PIN_PORT_TO_PIN_NUMBER(11, 1)
91128
#endif
129+
/* Shared with SPI master MOSI. */
92130
#ifndef BOARD_APP_LPUARTE_PIN_RX
93131
#define BOARD_APP_LPUARTE_PIN_RX NRF_PIN_PORT_TO_PIN_NUMBER(12, 1)
94132
#endif
95133
#ifndef BOARD_APP_LPUARTE_PIN_REQ
96134
#define BOARD_APP_LPUARTE_PIN_REQ NRF_PIN_PORT_TO_PIN_NUMBER(4, 0) /* Shared with button 3. */
97135
#endif
136+
/* Shared with LED 3 and SPI master CSN. */
98137
#ifndef BOARD_APP_LPUARTE_PIN_RDY
99-
#define BOARD_APP_LPUARTE_PIN_RDY NRF_PIN_PORT_TO_PIN_NUMBER(14, 1) /* Shared with LED 3. */
138+
#define BOARD_APP_LPUARTE_PIN_RDY NRF_PIN_PORT_TO_PIN_NUMBER(14, 1)
100139
#endif
101140

102141
#ifdef __cplusplus

‎samples/peripherals/spi/CMakeLists.txt‎

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,12 @@
1+
#
2+
# Copyright (c) 2025 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
#
6+
7+
cmake_minimum_required(VERSION 3.20.0)
8+
9+
find_package(Zephyr REQUIRED HINTS $ENV{ZEPHYR_BASE})
10+
project(spi)
11+
12+
target_sources(app PRIVATE src/main.c)

‎samples/peripherals/spi/Kconfig‎

Lines changed: 21 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,21 @@
1+
#
2+
# Copyright (c) 2026 Nordic Semiconductor ASA
3+
#
4+
# SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
5+
#
6+
7+
menu "SPI sample"
8+
9+
config SAMPLE_SPI_MSG
10+
string "Message to send over SPI"
11+
default "Hello World!"
12+
help
13+
The message that the SPI master sends to the SPI slave when the button is pressed.
14+
15+
module=SAMPLE_SPI
16+
module-str=SPI Sample
17+
source "$(ZEPHYR_BASE)/subsys/logging/Kconfig.template.log_config"
18+
19+
endmenu # "SPI sample"
20+
21+
source "Kconfig.zephyr"

‎samples/peripherals/spi/README.rst‎

Lines changed: 181 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,181 @@
1+
.. _uarte_sample:
2+
3+
UARTE
4+
#####
5+
6+
.. contents::
7+
:local:
8+
:depth: 2
9+
10+
The UARTE sample demonstrates how to configure and use the UARTE peripheral with nrfx drivers.
11+
12+
Requirements
13+
************
14+
15+
The sample supports the following development kits:
16+
17+
.. tabs::
18+
19+
.. group-tab:: Simple board variants
20+
21+
The following board variants do **not** have DFU capabilities:
22+
23+
.. list-table::
24+
:header-rows: 1
25+
26+
* - Hardware platform
27+
- PCA
28+
- SoftDevice
29+
- Board target
30+
* - `nRF54L15 DK`_
31+
- PCA10156
32+
- S115
33+
- bm_nrf54l15dk/nrf54l15/cpuapp/s115_softdevice
34+
* - `nRF54L15 DK`_ (emulating nRF54L10)
35+
- PCA10156
36+
- S115
37+
- bm_nrf54l15dk/nrf54l10/cpuapp/s115_softdevice
38+
* - `nRF54L15 DK`_ (emulating nRF54L05)
39+
- PCA10156
40+
- S115
41+
- bm_nrf54l15dk/nrf54l05/cpuapp/s115_softdevice
42+
* - `nRF54LM20 DK`_
43+
- PCA10184
44+
- S115
45+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s115_softdevice
46+
* - nRF54LS05 DK
47+
- PCA10214
48+
- S115
49+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s115_softdevice
50+
* - `nRF54LV10 DK`_
51+
- PCA10188
52+
- S115
53+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s115_softdevice
54+
* - `nRF54L15 DK`_
55+
- PCA10156
56+
- S145
57+
- bm_nrf54l15dk/nrf54l15/cpuapp/s145_softdevice
58+
* - `nRF54L15 DK`_ (emulating nRF54L10)
59+
- PCA10156
60+
- S145
61+
- bm_nrf54l15dk/nrf54l10/cpuapp/s145_softdevice
62+
* - `nRF54L15 DK`_ (emulating nRF54L05)
63+
- PCA10156
64+
- S145
65+
- bm_nrf54l15dk/nrf54l05/cpuapp/s145_softdevice
66+
* - `nRF54LM20 DK`_
67+
- PCA10184
68+
- S145
69+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s145_softdevice
70+
* - nRF54LS05 DK
71+
- PCA10214
72+
- S145
73+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s145_softdevice
74+
* - `nRF54LV10 DK`_
75+
- PCA10188
76+
- S145
77+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s145_softdevice
78+
79+
.. group-tab:: MCUboot board variants
80+
81+
The following board variants have DFU capabilities:
82+
83+
.. list-table::
84+
:header-rows: 1
85+
86+
* - Hardware platform
87+
- PCA
88+
- SoftDevice
89+
- Board target
90+
* - `nRF54L15 DK`_
91+
- PCA10156
92+
- S115
93+
- bm_nrf54l15dk/nrf54l15/cpuapp/s115_softdevice/mcuboot
94+
* - `nRF54L15 DK`_ (emulating nRF54L10)
95+
- PCA10156
96+
- S115
97+
- bm_nrf54l15dk/nrf54l10/cpuapp/s115_softdevice/mcuboot
98+
* - `nRF54L15 DK`_ (emulating nRF54L05)
99+
- PCA10156
100+
- S115
101+
- bm_nrf54l15dk/nrf54l05/cpuapp/s115_softdevice/mcuboot
102+
* - `nRF54LM20 DK`_
103+
- PCA10184
104+
- S115
105+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s115_softdevice/mcuboot
106+
* - nRF54LS05 DK
107+
- PCA10214
108+
- S115
109+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s115_softdevice/mcuboot
110+
* - `nRF54LV10 DK`_
111+
- PCA10188
112+
- S115
113+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s115_softdevice/mcuboot
114+
* - `nRF54L15 DK`_
115+
- PCA10156
116+
- S145
117+
- bm_nrf54l15dk/nrf54l15/cpuapp/s145_softdevice/mcuboot
118+
* - `nRF54L15 DK`_ (emulating nRF54L10)
119+
- PCA10156
120+
- S145
121+
- bm_nrf54l15dk/nrf54l10/cpuapp/s145_softdevice/mcuboot
122+
* - `nRF54L15 DK`_ (emulating nRF54L05)
123+
- PCA10156
124+
- S145
125+
- bm_nrf54l15dk/nrf54l05/cpuapp/s145_softdevice/mcuboot
126+
* - `nRF54LM20 DK`_
127+
- PCA10184
128+
- S145
129+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s145_softdevice/mcuboot
130+
* - nRF54LS05 DK
131+
- PCA10214
132+
- S145
133+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s145_softdevice/mcuboot
134+
* - `nRF54LV10 DK`_
135+
- PCA10188
136+
- S145
137+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s145_softdevice/mcuboot
138+
139+
Overview
140+
********
141+
142+
The sample initializes the application UARTE instance, specified in the :file:`board-config.h` file in the board.
143+
It then outputs a message on the UART before echoing the message entered by the user.
144+
145+
User interface
146+
**************
147+
148+
LED 0:
149+
Lit when the device is initialized.
150+
151+
Building and running
152+
********************
153+
154+
This sample can be found under :file:`samples/peripherals/uarte/` in the |BMshort| folder structure.
155+
156+
For details on how to create, configure, and program a sample, see :ref:`getting_started_with_the_samples`.
157+
158+
Testing
159+
=======
160+
161+
You can test this sample by performing the following steps:
162+
163+
1. Compile and program the application.
164+
#. Connect to the kit with a terminal emulator (for example, the `Serial Terminal app`_).
165+
Note that the kit has two UARTs, where one will output the log and the other is used for the sample UARTE instance.
166+
#. Observe that the ``UARTE sample initialized`` message is printed in one terminal.
167+
#. Observe that the ``Hello world! I will echo the lines you enter:`` message is printed in another terminal.
168+
#. Enter a message in the terminal.
169+
Observe that you receive the same line in response when pressing Enter (sending ``\r`` or ``\n`` to the device).
170+
171+
172+
173+
174+
175+
176+
177+
spi STUFF:
178+
Wire 1: LOOPBACK_PIN_1A (P1.13) ↔ LOOPBACK_PIN_1B (P1.12) → SS / CSN
179+
Wire 2: LOOPBACK_PIN_2A (P1.11) ↔ LOOPBACK_PIN_2B (P1.10) → MOSI
180+
Wire 3: LOOPBACK_PIN_3A (P1.09) ↔ LOOPBACK_PIN_3B (P1.08) → MISO
181+
Wire 4: LOOPBACK_PIN_4A (P2.06) ↔ LOOPBACK_PIN_4B (P1.04) → SCK

‎samples/peripherals/spi/prj.conf‎

Lines changed: 20 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,20 @@
1+
# Logging
2+
CONFIG_LOG=y
3+
CONFIG_LOG_BACKEND_BM_UARTE=y
4+
5+
# Enabling SoftDevice is not strictly needed, though we are building with SoftDevice boards.
6+
CONFIG_SOFTDEVICE=y
7+
8+
# Clock control
9+
CONFIG_CLOCK_CONTROL=y
10+
11+
# LED libraries
12+
CONFIG_BM_GPIOTE=y
13+
14+
# Button libraries
15+
CONFIG_BM_BUTTONS=y
16+
CONFIG_BM_TIMER=y
17+
18+
# SPI libraries
19+
CONFIG_NRFX_SPIM=y
20+
CONFIG_NRFX_SPIS=y

‎samples/peripherals/spi/sample.yaml‎

Lines changed: 34 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -0,0 +1,34 @@
1+
sample:
2+
name: SPI Sample
3+
tests:
4+
sample.spi:
5+
sysbuild: true
6+
build_only: true
7+
integration_platforms:
8+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s115_softdevice
9+
platform_allow:
10+
- bm_nrf54l15dk/nrf54l05/cpuapp/s115_softdevice
11+
- bm_nrf54l15dk/nrf54l05/cpuapp/s115_softdevice/mcuboot
12+
- bm_nrf54l15dk/nrf54l05/cpuapp/s145_softdevice
13+
- bm_nrf54l15dk/nrf54l05/cpuapp/s145_softdevice/mcuboot
14+
- bm_nrf54l15dk/nrf54l10/cpuapp/s115_softdevice
15+
- bm_nrf54l15dk/nrf54l10/cpuapp/s115_softdevice/mcuboot
16+
- bm_nrf54l15dk/nrf54l10/cpuapp/s145_softdevice
17+
- bm_nrf54l15dk/nrf54l10/cpuapp/s145_softdevice/mcuboot
18+
- bm_nrf54l15dk/nrf54l15/cpuapp/s115_softdevice
19+
- bm_nrf54l15dk/nrf54l15/cpuapp/s115_softdevice/mcuboot
20+
- bm_nrf54l15dk/nrf54l15/cpuapp/s145_softdevice
21+
- bm_nrf54l15dk/nrf54l15/cpuapp/s145_softdevice/mcuboot
22+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s115_softdevice
23+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s115_softdevice/mcuboot
24+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s145_softdevice
25+
- bm_nrf54lm20dk/nrf54lm20a/cpuapp/s145_softdevice/mcuboot
26+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s115_softdevice
27+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s115_softdevice/mcuboot
28+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s145_softdevice
29+
- bm_nrf54ls05dk/nrf54ls05b/cpuapp/s145_softdevice/mcuboot
30+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s115_softdevice
31+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s115_softdevice/mcuboot
32+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s145_softdevice
33+
- bm_nrf54lv10dk/nrf54lv10a/cpuapp/s145_softdevice/mcuboot
34+
tags: ci_build

0 commit comments

Comments
 (0)