Skip to content

Commit 8e936fa

Browse files
committed
chore: Every thing I think of is sublty flawed :(
1 parent 678016f commit 8e936fa

File tree

1 file changed

+12
-0
lines changed

1 file changed

+12
-0
lines changed

SSA/Experimental/Bits/Fast/ZextSext.lean

Lines changed: 12 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,18 @@ import Std.Tactic.BVDecide
22
import SSA.Experimental.Bits.Fast.Reflect
33
import SSA.Experimental.Bits.Fast.FiniteStateMachine
44

5+
/-!
6+
Reduction of multiple widths to automata.
7+
Key ideas:
8+
+ We denote into `getLsbD`, instead of asserting full equality.
9+
+ We, at the meta-level, make assumptions about the relationships between widths,
10+
and about the relationship between the index and the width.
11+
12+
+ God damn it, I've tried like three different ways of encoding this stuff,
13+
and they all fail in subtle ways? :( I need a whiteboard and rubber ducking to
14+
figure out how to do this.
15+
-/
16+
517
inductive NatExpr (n : Nat) : Type
618
| var : (v : Fin n) → NatExpr n
719
| add : NatExpr n → NatExpr n → NatExpr n

0 commit comments

Comments
 (0)