Skip to content

Commit 4e12cc2

Browse files
hzhou8almusil
authored andcommitted
logical-fields: Fix inconsistency of register usage.
Commit 2e63ad1 reuse intermediate registers as destinations, but commit 9198808 broke that, and the comments in logical-fields.h for those registers were also left outdated. This patch fixes it. Fixes: 9198808 ("northd: Consolidate register usage in logical flows.") Signed-off-by: Han Zhou <hzhou@ovn.org> Signed-off-by: Ales Musil <amusil@redhat.com> (cherry picked from commit 06ffe49)
1 parent 6a473e3 commit 4e12cc2

2 files changed

Lines changed: 5 additions & 5 deletions

File tree

include/ovn/logical-fields.h

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -59,9 +59,9 @@ enum ovn_controller_event {
5959
#define MFF_LOG_LB_AFF_MATCH_IP6_ADDR MFF_XXREG1
6060
#define MFF_LOG_LB_AFF_MATCH_PORT MFF_REG2
6161

62-
#define MFF_LOG_CT_ORIG_NW_DST_ADDR MFF_REG1 /* REG_ORIG_DIP_IPV4 */
63-
#define MFF_LOG_CT_ORIG_IP6_DST_ADDR MFF_XXREG1 /* REG_ORIG_DIP_IPV6 */
64-
#define MFF_LOG_CT_ORIG_TP_DST_PORT MFF_REG2 /* REG_ORIG_TP_DPORT
62+
#define MFF_LOG_CT_ORIG_NW_DST_ADDR MFF_REG4 /* REG_LB_IPV4 */
63+
#define MFF_LOG_CT_ORIG_IP6_DST_ADDR MFF_XXREG1 /* REG_LB_IPV6 */
64+
#define MFF_LOG_CT_ORIG_TP_DST_PORT MFF_REG2 /* REG_LB_PORT
6565
* (bits 0..15). */
6666
#define MFF_LOG_CT_SAVED_STATE MFF_REG4 /* REG_CT_STATE
6767
* (bits 0..8). */

tests/ovn.at

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -2235,10 +2235,10 @@ mac_cache_use;
22352235

22362236
# ct_nw_dst()
22372237
reg1 = ct_nw_dst();
2238-
encodes as set_field:0->reg1,resubmit(,OFTABLE_CT_ORIG_NW_DST_LOAD),move:NXM_NX_REG1[[]]->NXM_NX_XXREG0[[64..95]]
2238+
encodes as set_field:0->reg4,resubmit(,OFTABLE_CT_ORIG_NW_DST_LOAD),move:NXM_NX_REG4[[]]->NXM_NX_XXREG0[[64..95]]
22392239

22402240
xreg1[[3..34]] = ct_nw_dst();
2241-
encodes as set_field:0->reg1,resubmit(,OFTABLE_CT_ORIG_NW_DST_LOAD),move:NXM_NX_REG1[[]]->NXM_NX_XXREG0[[3..34]]
2241+
encodes as set_field:0->reg4,resubmit(,OFTABLE_CT_ORIG_NW_DST_LOAD),move:NXM_NX_REG4[[]]->NXM_NX_XXREG0[[3..34]]
22422242

22432243
reg1[[3..34]] = ct_nw_dst();
22442244
Cannot select bits 3 to 34 of 32-bit field reg1.

0 commit comments

Comments
 (0)