Skip to content

Clock Frequency Constraint Unsatisfied After Fixing Credit Bugs #71

@xusine

Description

@xusine

After fix #67, we cannot synthesize the design under 125MHz clock frequency.

Metadata

Metadata

Assignees

Labels

No labels
No labels

Type

No type

Projects

No projects

Milestone

No milestone

Relationships

None yet

Development

No branches or pull requests

Issue actions