Skip to content

Enforce LLVM Validity Checking in Sequence Generator #1

@YashSuthar983

Description

@YashSuthar983

The current training data generator applies random pass sequences to valid bitcode. While the sequences are syntactically correct , they may induce invalid IR states or violate implicit pass dependencies that the LLVM Pass Manager would normally reject or assert on.

Generating data from invalid IR states introduces noise and "poisoned" samples into the ML dataset, as the model may learn to optimize broken code or associate metrics with effective crashes.

Goal: Ensure that only semantically valid, verified optimization sequences contribute to the training dataset.

Metadata

Metadata

Assignees

No one assigned

    Labels

    Type

    No type
    No fields configured for issues without a type.

    Projects

    No projects

    Milestone

    No milestone

    Relationships

    None yet

    Development

    No branches or pull requests

    Issue actions