Skip to content

Commit 457eb0b

Browse files
committed
🔥 hot-fix: Bump old axi to fix CI. Mcast driver issue when no voptargs
1 parent 99d8e8c commit 457eb0b

7 files changed

+17
-16
lines changed

Bender.lock

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -7,8 +7,8 @@ packages:
77
dependencies:
88
- common_cells
99
axi:
10-
revision: fed6a2f3a92ad7d7b7ef42840901eb218a3c5532
11-
version: null
10+
revision: 39f5f2d51c5e524f6fc5cf8b6e901f7dcc5622d7
11+
version: 0.39.6
1212
source:
1313
Git: https://github.com/pulp-platform/axi.git
1414
dependencies:

Bender.yml

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -13,7 +13,7 @@ dependencies:
1313
idma: { git: "https://github.com/pulp-platform/iDMA.git", version: 0.6.2 }
1414
common_cells: { git: "https://github.com/pulp-platform/common_cells.git", version: 1.35.0 }
1515
common_verification: { git: "https://github.com/pulp-platform/common_verification.git", version: 0.2.3 }
16-
axi: { git: "https://github.com/pulp-platform/axi.git", rev: "feature/multicast-xbar" } # TODO: Use release once merged
16+
axi: { git: "https://github.com/pulp-platform/axi.git", version: 0.39.3 } # TODO: Use release once merged
1717
axi_riscv_atomics: { git: "https://github.com/pulp-platform/axi_riscv_atomics.git", version: 0.8.2 }
1818

1919
export_include_dirs:

hw/floo_router.sv

Lines changed: 2 additions & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -164,7 +164,8 @@ module floo_router
164164
assign acc_masked_ready_d[in][v] = (in_ready[in][v]) ? '0 :
165165
(acc_masked_ready_q[in][v] | masked_all_ready[in][v]);
166166
assign current_accumulated[in][v] = acc_masked_ready_q[in][v] | masked_all_ready[in][v];
167-
assign in_ready[in][v] = &(current_accumulated[in][v] | ~(NoLoopback? (route_mask[in][v] & ~(1 << in)) : route_mask[in][v]));
167+
assign in_ready[in][v] = &(current_accumulated[in][v] |
168+
~(NoLoopback? (route_mask[in][v] & ~(1 << in)) : route_mask[in][v]));
168169
end
169170
end
170171
end

hw/tb/wave/tb_floo_nw_chimney.wave.tcl

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@ floo_wave_init
88

99
for {set i 0} {$i < 2} {incr i} {
1010
set name [list "Chimney $i"]
11-
floo_nw_chimney_wave tb_floo_narrow_wide_chimney/i_floo_narrow_wide_chimney_${i} $name
11+
floo_nw_chimney_wave tb_floo_nw_chimney/i_floo_nw_chimney_${i} $name
1212
}
1313

1414
floo_wave_style

hw/test/floo_axi_rand_slave.sv

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -74,9 +74,9 @@ module floo_axi_rand_slave #(
7474
UniqueIds: 0,
7575
AxiAddrWidth: AxiCfg.AddrWidth,
7676
AxiDataWidth: AxiCfg.DataWidth,
77-
NoAddrRules: NumSlaves,
78-
NoMulticastPorts: 0,
79-
NoMulticastRules: 0
77+
NoAddrRules: NumSlaves
78+
// NoMulticastPorts: 0,
79+
// NoMulticastRules: 0
8080
};
8181

8282
axi_xbar_req_t xbar_in_req;

hw/test/floo_axi_test_node.sv

Lines changed: 5 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -69,8 +69,8 @@ module floo_axi_test_node #(
6969
.W_MIN_WAIT_CYCLES ( 0 ),
7070
.W_MAX_WAIT_CYCLES ( 0 ),
7171
.RESP_MIN_WAIT_CYCLES ( 0 ),
72-
.RESP_MAX_WAIT_CYCLES ( 0 ),
73-
.ENABLE_MULTICAST ( EnMultiCast )
72+
.RESP_MAX_WAIT_CYCLES ( 0 )
73+
// .ENABLE_MULTICAST ( EnMultiCast )
7474
) axi_rand_master_t;
7575

7676
AXI_BUS_DV #(
@@ -105,9 +105,9 @@ module floo_axi_test_node #(
105105
AddrRegions[i].end_addr,
106106
axi_pkg::DEVICE_NONBUFFERABLE);
107107
end
108-
if(EnMultiCast) begin
109-
axi_rand_master.set_multicast_probability(50);
110-
end
108+
// if(EnMultiCast) begin
109+
// axi_rand_master.set_multicast_probability(50);
110+
// end
111111
axi_rand_master.reset();
112112
@(posedge rst_ni)
113113
axi_rand_master.run(NumReads, NumWrites);

hw/test/floo_dma_test_node.sv

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -152,9 +152,9 @@ module floo_dma_test_node #(
152152
AxiAddrWidth: AxiCfg.AddrWidth,
153153
AxiDataWidth: AxiCfg.DataWidth,
154154
NoAddrRules: 1,
155-
PipelineStages: 0,
156-
NoMulticastPorts: 0,
157-
NoMulticastRules: 0
155+
PipelineStages: 0
156+
// NoMulticastPorts: 0,
157+
// NoMulticastRules: 0
158158
};
159159

160160
//--------------------------------------

0 commit comments

Comments
 (0)