@@ -162,8 +162,8 @@ module axi_sim_mem #(
162
162
mon_w.user = aw_queue[0 ].user;
163
163
mon_w.beat_count = w_cnt;
164
164
for (shortint unsigned
165
- i_byte = axi_pkg :: beat_lower_byte (addr, size, len, burst, StrbWidth, w_cnt);
166
- i_byte <= axi_pkg :: beat_upper_byte (addr, size, len, burst, StrbWidth, w_cnt);
165
+ i_byte = axi_pkg :: beat_lower_byte (aw_queue[ 0 ]. addr, size, len, burst, StrbWidth, w_cnt);
166
+ i_byte <= axi_pkg :: beat_upper_byte (aw_queue[ 0 ]. addr, size, len, burst, StrbWidth, w_cnt);
167
167
i_byte++ ) begin
168
168
if (axi_req_i.w.strb[i_byte]) begin
169
169
automatic addr_t byte_addr = (addr / StrbWidth) * StrbWidth + i_byte;
@@ -232,8 +232,8 @@ module axi_sim_mem #(
232
232
r_beat.id = ar_queue[0 ].id;
233
233
r_beat.resp = axi_pkg :: RESP_OKAY ;
234
234
for (shortint unsigned
235
- i_byte = axi_pkg :: beat_lower_byte (addr, size, len, burst, StrbWidth, r_cnt);
236
- i_byte <= axi_pkg :: beat_upper_byte (addr, size, len, burst, StrbWidth, r_cnt);
235
+ i_byte = axi_pkg :: beat_lower_byte (ar_queue[ 0 ]. addr, size, len, burst, StrbWidth, r_cnt);
236
+ i_byte <= axi_pkg :: beat_upper_byte (ar_queue[ 0 ]. addr, size, len, burst, StrbWidth, r_cnt);
237
237
i_byte++ ) begin
238
238
automatic addr_t byte_addr = (addr / StrbWidth) * StrbWidth + i_byte;
239
239
if (! mem.exists (byte_addr)) begin
0 commit comments