Skip to content

Commit fc97acf

Browse files
committed
1 parent 5ab5c32 commit fc97acf

File tree

1 file changed

+5
-3
lines changed

1 file changed

+5
-3
lines changed

Diff for: pyocd/target/builtin/target_STM32H743xx.py

+5-3
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,6 @@
11
# pyOCD debugger
22
# Copyright (c) 2023 David van Rijn
3+
# Copyright (C) 2024 Adam Gausmann
34
# SPDX-License-Identifier: Apache-2.0
45
#
56
# Licensed under the Apache License, Version 2.0 (the "License");
@@ -168,6 +169,10 @@ class STM32H743xx(CoreSightTarget):
168169
RamRegion( start=0x20000000, length=0x20000,
169170
is_cachable=False,
170171
access="rw"),
172+
173+
# AXI SRAM
174+
RamRegion( start=0x24000000, length=0x80000),
175+
171176
#sram1
172177
RamRegion( start=0x30000000, length=0x20000,
173178
is_powered_on_boot=False),
@@ -321,6 +326,3 @@ def mass_erase(self, flash_banks=[0,1]):
321326
while self.read32(bank.flash_sr) & 1:
322327
time.sleep(0.1)
323328
LOG.info("mass_erase bank %i done", bank.bank)
324-
325-
326-

0 commit comments

Comments
 (0)