Skip to content

Commit 42e979f

Browse files
committed
2 slices
1 parent c098a49 commit 42e979f

File tree

2 files changed

+2
-2
lines changed

2 files changed

+2
-2
lines changed

src/1_58bit_mul.v

+1-1
Original file line numberDiff line numberDiff line change
@@ -80,7 +80,7 @@ module systolic_array (
8080

8181
output wire [7:0] out
8282
);
83-
localparam SLICES = 1;
83+
localparam SLICES = 2;
8484
localparam SLICE_BITS = $clog2(SLICES);
8585
localparam SLICES_MINUS_1 = SLICES - 1;
8686
localparam W = 1 * SLICES;

test/test.py

+1-1
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,7 @@
99

1010
# PACK_5_WEIGHTS = False
1111
PACK_5_WEIGHTS = True
12-
COMPUTE_SLICES = 1
12+
COMPUTE_SLICES = 2
1313

1414
WEIGHTS_PER_BYTE = 5 if PACK_5_WEIGHTS else 4
1515
COMPUTE_BLOCK_WIDTH = 1 *COMPUTE_SLICES

0 commit comments

Comments
 (0)