Skip to content

Commit dc83231

Browse files
committed
3 slices, 6 tiles
1 parent 22c40ed commit dc83231

File tree

3 files changed

+3
-3
lines changed

3 files changed

+3
-3
lines changed

info.yaml

+1-1
Original file line numberDiff line numberDiff line change
@@ -8,7 +8,7 @@ project:
88
clock_hz: 48000000 # Clock frequency in Hz (or 0 if not applicable)
99

1010
# How many tiles your design occupies? A single tile is about 167x108 uM.
11-
tiles: "8x2" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
11+
tiles: "3x2" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2
1212

1313
# Your top module name must start with "tt_um_". Make it unique by including your github username:
1414
top_module: "tt_um_rejunity_1_58bit"

src/config.tcl

+1-1
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,7 @@
1212

1313
# PL_TARGET_DENSITY - You can increase this if Global Placement fails with error GPL-0302.
1414
# Users have reported that values up to 0.8 worked well for them.
15-
set ::env(PL_TARGET_DENSITY) 0.7
15+
set ::env(PL_TARGET_DENSITY) 0.78
1616

1717
# CLOCK_PERIOD - Increase this in case you are getting setup time violations.
1818
# The value is in nanoseconds, so 20ns == 50MHz.

src/config.v

+1-1
Original file line numberDiff line numberDiff line change
@@ -3,6 +3,6 @@
33
* SPDX-License-Identifier: Apache-2.0
44
*/
55

6-
`define COMPUTE_SLICES 6
6+
`define COMPUTE_SLICES 3
77

88
`define default_netname none

0 commit comments

Comments
 (0)