Skip to content

Commit cc7309d

Browse files
committed
Example Projects for RZ/FSP
1 parent fd681dd commit cc7309d

2,302 files changed

Lines changed: 1956932 additions & 461498 deletions

File tree

Some content is hidden

Large Commits have some content hidden by default. Use the searchbox below for content that may be hidden.

example_projects/ek_rza3m/dmac/dmac_ek_rza3m_ep/e2studio/.cproject

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -14,7 +14,7 @@
1414
</storageModule>
1515
<storageModule moduleId="com.renesas.cdt.managedbuild.core.toolchainInfo">
1616
<option id="toolchain.id" value="gcc-arm-a-profile-aarch64"/>
17-
<option id="toolchain.version" value="13.2.1.20231009"/>
17+
<option id="toolchain.version" value="13.2.1.arm-13-7"/>
1818
<option id="toolchain.enable" value="true"/>
1919
</storageModule>
2020
<storageModule moduleId="cdtBuildSystem" version="4.0.0">
@@ -245,7 +245,7 @@
245245
</storageModule>
246246
<storageModule moduleId="com.renesas.cdt.managedbuild.core.toolchainInfo">
247247
<option id="toolchain.id" value="gcc-arm-a-profile-aarch64"/>
248-
<option id="toolchain.version" value="13.2.1.20231009"/>
248+
<option id="toolchain.version" value="13.2.1.arm-13-7"/>
249249
</storageModule>
250250
<storageModule moduleId="cdtBuildSystem" version="4.0.0">
251251
<configuration artifactName="${ProjName}" buildArtefactType="org.eclipse.cdt.build.core.buildArtefactType.exe" buildProperties="org.eclipse.cdt.build.core.buildArtefactType=org.eclipse.cdt.build.core.buildArtefactType.exe,org.eclipse.cdt.build.core.buildType=org.eclipse.cdt.build.core.buildType.release" description="" id="com.renesas.cdt.managedbuild.gcc.rz.aarch64.none.configuration.release.1313232174" name="Release" parent="com.renesas.cdt.managedbuild.gcc.rz.aarch64.none.configuration.release">

example_projects/ek_rza3m/dmac/dmac_ek_rza3m_ep/e2studio/configuration.xml

Lines changed: 68 additions & 38 deletions
Large diffs are not rendered by default.

example_projects/ek_rza3m/dmac/dmac_ek_rza3m_ep/e2studio/dmac_ek_rza3m_ep.hex

Lines changed: 9344 additions & 9170 deletions
Large diffs are not rendered by default.

example_projects/ek_rza3m/dmac/dmac_ek_rza3m_ep/e2studio/rz_cfg.txt

Lines changed: 61 additions & 31 deletions
Original file line numberDiff line numberDiff line change
@@ -8,21 +8,18 @@ FSP Configuration
88
package_pins: 361
99

1010
RZA3M
11-
series: 2
12-
1311
RZA3M Family
1412

1513
RZ/A FSP Common
1614
Secure stack size (bytes): 0x200
1715
Main stack size (bytes): 0x2000
1816
Heap size (bytes): 0x2000
19-
MCU Vcc (mV): 3300
17+
MPU Vcc (mV): 3300
2018
Parameter checking: Enabled
2119
Assert Failures: Return FSP_ERR_ASSERTION
2220
Error Log: No Error Log
2321
PFS Protect: Enabled
2422
C Runtime Initialization : Enabled
25-
Device Family RZA: RZA
2623

2724
RZ all Common
2825
RZ/A FSP Common
@@ -543,33 +540,43 @@ FSP Configuration
543540
Module "I/O Port (r_ioport)"
544541
Parameter Checking: Default (BSP)
545542

546-
Module "MMU Driver on r_mmu"
543+
Module "MMU (r_mmu)"
547544
Parameter Checking: Default (BSP)
548545

549-
Module "Transfer Driver on r_dmac"
546+
Module "Transfer (r_dmac)"
550547
Parameter Checking: Default (BSP)
548+
External Output Signal Active Level: DACK 0 Active Level: No Output
549+
External Output Signal Active Level: DACK 1 Active Level: No Output
550+
External Output Signal Active Level: DACK 2 Active Level: No Output
551+
External Output Signal Active Level: DACK 3 Active Level: No Output
552+
External Output Signal Active Level: DACK 4 Active Level: No Output
553+
External Output Signal Active Level: TEND 0 Active Level: No Output
554+
External Output Signal Active Level: TEND 1 Active Level: No Output
555+
External Output Signal Active Level: TEND 2 Active Level: No Output
556+
External Output Signal Active Level: TEND 3 Active Level: No Output
557+
External Output Signal Active Level: TEND 4 Active Level: No Output
551558

552-
Module "Timer Driver on r_mtu3"
559+
Module "Timer, Multi-Function (r_mtu3)"
553560
Parameter Checking: Default (BSP)
554561
Pin Output Support: Disabled
555562

556-
Module "UART Driver on r_scif_uart"
563+
Module "UART (r_scif_uart)"
557564
Parameter Checking: Default (BSP)
558565
DMAC Support: Disable
559566
RS485 Flow (Driver Enable) Control Support: Disable
560567

561-
Module "Timer (r_gtm)"
568+
Module "Timer, General Timer (r_gtm)"
562569
Parameter Checking: Default (BSP)
563570

564571
HAL
565572
Instance "g_ioport I/O Port (r_ioport)"
566573
Name: g_ioport
567574
Pin Configuration Name: g_bsp_pin_cfg
568575

569-
Instance "g_mmu MMU Driver on r_mmu"
576+
Instance "g_mmu MMU (r_mmu)"
570577
Name: g_mmu
571578

572-
Instance "g_transfer_led_blink Transfer Driver on r_dmac GTM_OSTM0INT"
579+
Instance "g_transfer_led_blink Transfer (r_dmac) GTM_OSTM0INT"
573580
General: Name: g_transfer_led_blink
574581
General: Channel: 0
575582
Register Mode: Mode: Normal
@@ -578,6 +585,9 @@ FSP Configuration
578585
Register Mode: Destination Address Mode: Fixed
579586
Register Mode: Source Address Mode: Incremented
580587
General: Activation Source: GTM_OSTM0INT
588+
General: External DREQ Input Pin Select: Not use external DREQ pin
589+
General: External DACK Output Pin Select: No Output
590+
General: External TEND Output Pin Select: No Output
581591
Register Mode: DMA Activation Request Source Select: Requested by a transfer source module
582592
General: DMAC Mode: Register Mode
583593
Link Mode: Descriptor: NULL
@@ -594,7 +604,7 @@ FSP Configuration
594604
Register Mode: Setting 2 Source Address: NULL
595605
Register Mode: Setting 2 Total Number of Transfer Bytes: 1
596606

597-
Instance "g_transfer_mtu_value Transfer Driver on r_dmac SOFTWARE_TRIGGER"
607+
Instance "g_transfer_mtu_value Transfer (r_dmac) SOFTWARE_TRIGGER"
598608
General: Name: g_transfer_mtu_value
599609
General: Channel: 1
600610
Register Mode: Mode: Block
@@ -603,6 +613,9 @@ FSP Configuration
603613
Register Mode: Destination Address Mode: Incremented
604614
Register Mode: Source Address Mode: Fixed
605615
General: Activation Source: SOFTWARE_TRIGGER
616+
General: External DREQ Input Pin Select: Not use external DREQ pin
617+
General: External DACK Output Pin Select: No Output
618+
General: External TEND Output Pin Select: No Output
606619
Register Mode: DMA Activation Request Source Select: Requested by a transfer source module
607620
General: DMAC Mode: Register Mode
608621
Link Mode: Descriptor: NULL
@@ -619,31 +632,48 @@ FSP Configuration
619632
Register Mode: Setting 2 Source Address: NULL
620633
Register Mode: Setting 2 Total Number of Transfer Bytes: 32
621634

622-
Instance "g_mtu3 Timer Driver on r_mtu3"
635+
Instance "g_mtu3 Timer, Multi-Function (r_mtu3)"
623636
General: Name: g_mtu3
624637
General: Channel: 8
625638
General: Mode: Periodic
626-
General: TGRA(Output Compare or Input Capture Value): 65536
627-
General: TGRB(Output Compare or Input Capture Value): 0x10000
628-
General: TGRC(Output Compare or Input Capture Value): 0x10000
629-
General: TGRD(Output Compare or Input Capture Value): 0x10000
630-
General: Time Prescaler: Clock source divided by 1 (common ch)
631-
General: Clock Edge: Rising
639+
General: Period: 0x10000
640+
General: Period Unit: Raw Counts
632641
General: Counter Clear Source: TGRA
633642
General: Buffer Operation Support: Enabled
634-
Noise Filter: External Clock: Enable:
635-
Noise Filter: External Clock: Clock Select: Clock source divided by 1
636-
Noise Filter: Input Capture: Enable:
637-
Noise Filter: Input Capture: Clock Select: Clock source divided by 1
638-
I/O Control: MTIOCnA Pin Function: No Output
639-
I/O Control: MTIOCnB Pin Function: No Output
643+
General: Clock Edge: Rising
644+
General: Compare Match: Status: Disabled
645+
General: Compare Match: Compare match value: 0
646+
Output: Duty Cycle Percent (only applicable in PWM mode): 50
647+
Output: MTIOCA Output Enabled: False
648+
Output: MTIOCA Stop Level: Pin Level Low
649+
Output: Initial Output Level (only applicable in PWM mode): Pin Level Low
650+
Output: MTIOCB Output Enabled: False
651+
Output: MTIOCB Stop Level: Pin Level Low
652+
Output: Retain Output Level at Count Stop: Disabled
653+
Input: Phase Count: Bit Mode: 16-bit
654+
Input: Phase Count: Counting Mode: None
655+
Input: Phase Count: Clock Pin Select: MTCLKA, MTCLKB
656+
Input: Input Capture: MTIOCnA Source: No Output
657+
Input: Input Capture: MTIOCnB Source: No Output
658+
Input: Noise Filter: External Clock: Enable:
659+
Input: Noise Filter: External Clock: Clock Select: Clock source divided by 1
660+
Input: Noise Filter: Input Capture: Enable:
661+
Input: Noise Filter: Input Capture: Clock Select: Clock source divided by 1
662+
Custom Waveform: Custom Waveform Enable: Enabled
663+
Custom Waveform: TGRA(Output Compare or Input Capture Value): 65536
664+
Custom Waveform: TGRB(Output Compare or Input Capture Value): 0x10000
665+
Custom Waveform: TGRC(The Buffer Value of TGRA): 0x10000
666+
Custom Waveform: TGRD(The Buffer Value of TGRB): 0x10000
667+
Custom Waveform: Time Prescaler: Clock source divided by 1 (common ch)
668+
Custom Waveform: MTIOCnA Pin Function: No Output
669+
Custom Waveform: MTIOCnB Pin Function: No Output
640670
Interrupts: Callback: NULL
641671
Interrupts: Overflow/Crest Interrupt Enable: Disabled
642672
Interrupts: Overflow/Crest Interrupt Priority: 24
643-
Interrupts: Capture/Compare Match A Interrupt Enable: Disabled
644-
Interrupts: Capture/Compare Match A Interrupt Priority: 24
645-
Interrupts: Capture/Compare Match B Interrupt Enable: Disabled
646-
Interrupts: Capture/Compare Match B Interrupt Priority: 24
673+
Interrupts: Capture/Compare match A Interrupt Enable: Disabled
674+
Interrupts: Capture/Compare match A Interrupt Priority: 24
675+
Interrupts: Capture/Compare match B Interrupt Enable: Disabled
676+
Interrupts: Capture/Compare match B Interrupt Priority: 24
647677
Extra Features: Extra Features Enable: Disabled
648678
Extra Features: ADC Trigger: Start request cycle A (Start Request Delaying Function): 0
649679
Extra Features: ADC Trigger: Start request cycle B (Start Request Delaying Function): 0
@@ -657,7 +687,7 @@ FSP Configuration
657687
Extra Features: Interrupt Skipping: Group B: TGIA6 Interrupt Skip Count: Not skip
658688
Extra Features: Interrupt Skipping: Group B: TRG7AN/TRG7BN Interrupt Skip Count: Not skip
659689

660-
Instance "g_uart0 UART Driver on r_scif_uart"
690+
Instance "g_uart0 UART (r_scif_uart)"
661691
General: Name: g_uart0
662692
General: Channel: 0
663693
General: Data Bits: 8bits
@@ -681,7 +711,7 @@ FSP Configuration
681711
Interrupts: Receive Interrupt Priority: 24
682712
Interrupts: Transmit Data Empty Interrupt Priority: 24
683713

684-
Instance "g_timer Timer (r_gtm)"
714+
Instance "g_timer Timer, General Timer (r_gtm)"
685715
General: Name: g_timer
686716
General: Channel: 0
687717
General: Mode: Periodic

example_projects/ek_rza3m/dmac/dmac_ek_rza3m_ep/readme.txt

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -11,8 +11,8 @@
1111
Terminal Emulator.
1212

1313
2. Software Requirements:
14-
Renesas Flexible Software Package (FSP): Version 4.0.0
15-
e2 studio: Version 2025-12
14+
Renesas Flexible Software Package (FSP): Version 4.1.0
15+
e2 studio: Version 2026-04.1
1616
GCC ARM A-Profile (AArch64 bare-metal): Version 13.2 rel1
1717
Terminal Console Application: Tera Term or a similar application
1818

0 commit comments

Comments
 (0)