Skip to content

Commit 0164989

Browse files
apazosapazos
committed
Removed version info from the table of vendor extensions.
The version number is not relevant for this table. However, to include an extension to this table, the ISA documentation must reference a stable or frozen version of the extension that is ready for implementation in the open-source toolchains like LLVM and GCC. Change-Id: I112bc2438b64badb60f484152b6fb4bea35d48fe
1 parent 6e6b31a commit 0164989

File tree

1 file changed

+29
-29
lines changed

1 file changed

+29
-29
lines changed

‎src/toolchain-conventions.adoc‎

Lines changed: 29 additions & 29 deletions
Original file line numberDiff line numberDiff line change
@@ -346,36 +346,36 @@ tag to provide extra relocations for a given vendor.
346346
=== List of vendor extensions
347347

348348
.List of vendor extensions
349-
[cols="20,20,10,~"]
349+
[cols="20,20,~"]
350350
|===
351-
|*Vendor* |*Name* |*Version* |*ISA Document*
352-
|OpenHW | Xcvalu | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
353-
|OpenHW | Xcvbi | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
354-
|OpenHW | Xcvbitmanip | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
355-
|OpenHW | Xcvelw | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
356-
|OpenHW | Xcvhwlp | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
357-
|OpenHW | Xcvmac | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
358-
|OpenHW | Xcvmem | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
359-
|OpenHW | Xcvsimd | 1.0.0 | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
360-
|SiFive | XSFvqmaccdod | 1.0 | https://www.sifive.com/document-file/sifive-int8-matrix-multiplication-extensions-specification[SiFive Int8 Matrix Multiplication Extensions Specification]
361-
|SiFive | XSFvqmaccqoq | 1.0 | https://www.sifive.com/document-file/sifive-int8-matrix-multiplication-extensions-specification[SiFive Int8 Matrix Multiplication Extensions Specification]
362-
|SiFive | XSFvfnrclipxfqf | 1.0 | https://www.sifive.com/document-file/fp32-to-int8-ranged-clip-instructions[FP32-to-int8 Ranged Clip Instructions (Xsfvfnrclipxfqf) Extension Specification]
363-
|SiFive | Xsfvfwmaccqqq | 1.0 | https://www.sifive.com/document-file/matrix-multiply-accumulate-instruction[Matrix Multiply Accumulate Instruction (Xsfvfwmaccqqq) Extension Specification]
364-
|SiFive | XSFVCP | 1.0 | https://sifive.cdn.prismic.io/sifive/c3829e36-8552-41f0-a841-79945784241b_vcix-spec-software.pdf[SiFive Vector Coprocessor Interface Software Specification]
365-
|T-Head | XTheadCmo | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
366-
|T-Head | XTheadBa | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
367-
|T-Head | XTheadBb | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
368-
|T-Head | XTheadBs | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
369-
|T-Head | XTheadCondMov | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
370-
|T-Head | XTheadFMemIdx | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
371-
|T-Head | XTheadFmv | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
372-
|T-Head | XTheadInt | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
373-
|T-Head | XTheadMac | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
374-
|T-Head | XTheadMemPair | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
375-
|T-Head | XTheadMemIdx | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
376-
|T-Head | XTheadSync | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
377-
|T-Head | XTheadVector | 1.0 | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
378-
|Ventana | XVentanaCondOps | 1.0 | https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.0/ventana-custom-extensions-v1.0.0.pdf[VTx-family custom instructions]
351+
|*Vendor* |*Name* |*ISA Document*
352+
|OpenHW | Xcvalu | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
353+
|OpenHW | Xcvbi | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
354+
|OpenHW | Xcvbitmanip | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
355+
|OpenHW | Xcvelw | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
356+
|OpenHW | Xcvhwlp | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
357+
|OpenHW | Xcvmac | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
358+
|OpenHW | Xcvmem | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
359+
|OpenHW | Xcvsimd | https://github.com/openhwgroup/cv32e40p/blob/dev/docs/source/instruction_set_extensions.rst[CORE-V Instruction Set Extensions]
360+
|SiFive | XSFvqmaccdod | https://www.sifive.com/document-file/sifive-int8-matrix-multiplication-extensions-specification[SiFive Int8 Matrix Multiplication Extensions Specification]
361+
|SiFive | XSFvqmaccqoq | https://www.sifive.com/document-file/sifive-int8-matrix-multiplication-extensions-specification[SiFive Int8 Matrix Multiplication Extensions Specification]
362+
|SiFive | XSFvfnrclipxfqf | https://www.sifive.com/document-file/fp32-to-int8-ranged-clip-instructions[FP32-to-int8 Ranged Clip Instructions (Xsfvfnrclipxfqf) Extension Specification]
363+
|SiFive | Xsfvfwmaccqqq | https://www.sifive.com/document-file/matrix-multiply-accumulate-instruction[Matrix Multiply Accumulate Instruction (Xsfvfwmaccqqq) Extension Specification]
364+
|SiFive | XSFVCP | https://sifive.cdn.prismic.io/sifive/c3829e36-8552-41f0-a841-79945784241b_vcix-spec-software.pdf[SiFive Vector Coprocessor Interface Software Specification]
365+
|T-Head | XTheadCmo | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
366+
|T-Head | XTheadBa | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
367+
|T-Head | XTheadBb | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
368+
|T-Head | XTheadBs | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
369+
|T-Head | XTheadCondMov | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
370+
|T-Head | XTheadFMemIdx | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
371+
|T-Head | XTheadFmv | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
372+
|T-Head | XTheadInt | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
373+
|T-Head | XTheadMac | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
374+
|T-Head | XTheadMemPair | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
375+
|T-Head | XTheadMemIdx | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
376+
|T-Head | XTheadSync | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
377+
|T-Head | XTheadVector | https://github.com/T-head-Semi/thead-extension-spec/releases/latest[T-Head ISA extension specification]
378+
|Ventana | XVentanaCondOps | https://github.com/ventanamicro/ventana-custom-extensions/releases/download/v1.0.0/ventana-custom-extensions-v1.0.0.pdf[VTx-family custom instructions]
379379
|===
380380

381381
NOTE: Vendor extension names are case-insensitive, CamelCase is used here

0 commit comments

Comments
 (0)