We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
There was an error while loading. Please reload this page.
1 parent d3b8933 commit 3564019Copy full SHA for 3564019
riscv/sim.cc
@@ -278,7 +278,7 @@ int sim_t::run()
278
if (!debug && log)
279
set_procs_debug(true);
280
281
- htif_t::set_expected_xlen(harts[0]->get_isa().get_max_xlen());
+ htif_t::set_expected_xlen(harts.begin()->second->get_isa().get_max_xlen());
282
283
// htif_t::run() will repeatedly call back into sim_t::idle(), each
284
// invocation of which will advance target time
0 commit comments