Skip to content

Issues: rizinorg/rz-hexagon

Compare results with other Hexagon disassemblers
#1 opened Dec 9, 2020 by XVilka
Open
rizin tests
#27 opened Sep 29, 2021 by Rot127
Open
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Clear current search query, filters, and sorts
6 Open 7 Closed
6 Open 7 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Compare buffered opcodes to current one at the same address bug Something isn't working
#71 opened Jul 21, 2022 by Rot127
Files are not written if they differ only in blank characters bug Something isn't working
#68 opened Jun 5, 2022 by Rot127
RxIn registers have REG_OUT flag set. bug Something isn't working
#59 opened Apr 9, 2022 by Rot127
Function argument passing incorrect. bug Something isn't working
#43 opened Jan 4, 2022 by Rot127
Function analysis does not add complete packet to function. bug Something isn't working
#31 opened Nov 17, 2021 by Rot127
1
Missing double control registers bug Something isn't working LLVM Involves changes to the LLVM source
#7 opened Aug 3, 2021 by Rot127
2
ProTip! Type g p on any issue or pull request to go back to the pull request listing page.