@@ -85,6 +85,7 @@ enum CpuMicroarch {
8585 ARMCortexA77,
8686 ARMCortexA78,
8787 ARMCortexX1,
88+ QualcommOryonX1,
8889 AppleM1Icestorm,
8990 AppleM1Firestorm,
9091 AppleM2Blizzard,
@@ -201,6 +202,8 @@ static const PmuConfig pmu_configs[] = {
201202 { ARMNeoverseE1, " ARM Neoverse E1" , 0 , 0 , 0 , 0 , 0 },
202203 { ARMCortexA55, " ARM Cortex A55" , 0 , 0 , 0 , 0 , 0 },
203204 { ARMCortexA75, " ARM Cortex A75" , 0 , 0 , 0 , 0 , 0 },
205+ { QualcommOryonX1, " Qualcomm Oryon X1" , 0x21 , 0 , 0x6F , 10000 , PMU_TICKS_TAKEN_BRANCHES ,
206+ " armv8_pmuv3" , 0x11 , -1 , -1 },
204207 { AppleM1Icestorm, " Apple M1 Icestorm" , 0x90 , 0 , 0 , 1000 , PMU_TICKS_TAKEN_BRANCHES ,
205208 " apple_icestorm_pmu" , 0x8c , -1 , -1 },
206209 { AppleM1Firestorm, " Apple M1 Firestorm" , 0x90 , 0 , 0 , 1000 , PMU_TICKS_TAKEN_BRANCHES ,
@@ -463,6 +466,8 @@ static CpuMicroarch compute_cpu_microarch(const CPUID &cpuid) {
463466 return ARMCortexA76;
464467 case 0x805 :
465468 return ARMCortexA55;
469+ case 0x001 :
470+ return QualcommOryonX1;
466471 }
467472 break ;
468473 case 0x61 : // Apple
0 commit comments