Skip to content

Commit 6b57558

Browse files
Merge pull request #269 from rust-embedded/release
Prepare for new release
2 parents dcc43ca + 10066d3 commit 6b57558

File tree

12 files changed

+34
-13
lines changed

12 files changed

+34
-13
lines changed

riscv-peripheral/CHANGELOG.md

+6
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,12 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
## [v0.2.1] - 2025-02-18
11+
12+
### Changed
13+
14+
- Update `riscv` dependency to 0.13.0
15+
1016
## [v0.2.0] - 2024-10-19
1117

1218
### Added

riscv-peripheral/Cargo.toml

+2-2
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "riscv-peripheral"
3-
version = "0.2.0"
3+
version = "0.2.1"
44
edition = "2021"
55
rust-version = "1.75"
66
repository = "https://github.com/rust-embedded/riscv"
@@ -16,7 +16,7 @@ license = "ISC"
1616
[dependencies]
1717
embedded-hal = "1.0.0"
1818
embedded-hal-async = { version = "1.0.0", optional = true }
19-
riscv = { path = "../riscv", version = "0.12.0" }
19+
riscv = { path = "../riscv", version = "0.13.0" }
2020
riscv-pac = { path = "../riscv-pac", version = "0.2.0" }
2121

2222
[dev-dependencies]

riscv-rt/CHANGELOG.md

+2
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
## [v0.14.0] - 2025-02-18
11+
1012
### Changed
1113

1214
- Use `RISCV_MTVEC_ALIGN` to control the alignment constraint of the vector table.

riscv-rt/Cargo.toml

+3-3
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "riscv-rt"
3-
version = "0.13.0"
3+
version = "0.14.0"
44
rust-version = "1.61"
55
repository = "https://github.com/rust-embedded/riscv"
66
authors = ["The RISC-V Team <[email protected]>"]
@@ -23,9 +23,9 @@ targets = [
2323
riscv-target-parser = { path = "../riscv-target-parser", version = "0.1.0" }
2424

2525
[dependencies]
26-
riscv = { path = "../riscv", version = "0.12.0" }
26+
riscv = { path = "../riscv", version = "0.13.0" }
2727
riscv-pac = { path = "../riscv-pac", version = "0.2.0" }
28-
riscv-rt-macros = { path = "macros", version = "0.3.0" }
28+
riscv-rt-macros = { path = "macros", version = "0.4.0" }
2929

3030
[dev-dependencies]
3131
panic-halt = "1.0.0"

riscv-rt/macros/Cargo.toml

+1-1
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@ keywords = ["riscv", "runtime", "startup"]
1010
license = "MIT OR Apache-2.0"
1111
name = "riscv-rt-macros"
1212
repository = "https://github.com/rust-embedded/riscv"
13-
version = "0.3.0"
13+
version = "0.4.0"
1414
edition = "2021"
1515

1616
[lib]

riscv-semihosting/CHANGELOG.md

+6
Original file line numberDiff line numberDiff line change
@@ -5,6 +5,12 @@ This project adheres to [Semantic Versioning](http://semver.org/).
55

66
## [Unreleased]
77

8+
## [v0.1.3] - 2025-02-18
9+
10+
### Changed
11+
12+
- Update riscv to 0.13.0
13+
814
## [v0.1.2] - 2024-10-20
915

1016
### Changed

riscv-semihosting/Cargo.toml

+2-2
Original file line numberDiff line numberDiff line change
@@ -12,7 +12,7 @@ license = "MIT OR Apache-2.0"
1212
name = "riscv-semihosting"
1313
readme = "README.md"
1414
repository = "https://github.com/riscv-rust/riscv"
15-
version = "0.1.2"
15+
version = "0.1.3"
1616
edition = "2021"
1717
rust-version = "1.60.0"
1818

@@ -24,4 +24,4 @@ default = ["jlink-quirks"]
2424

2525
[dependencies]
2626
critical-section = "1.2.0"
27-
riscv = { path = "../riscv", version = "0.12.1" }
27+
riscv = { path = "../riscv", version = "0.13.0" }

riscv-target-parser/CHANGELOG.md

+5
Original file line numberDiff line numberDiff line change
@@ -5,3 +5,8 @@ This project adheres to [Semantic Versioning](http://semver.org/).
55

66
## [Unreleased]
77

8+
## [v0.1.0] - 2025-02-18
9+
10+
### Added
11+
12+
- First release.

riscv/CHANGELOG.md

+2
Original file line numberDiff line numberDiff line change
@@ -7,6 +7,8 @@ and this project adheres to [Semantic Versioning](http://semver.org/).
77

88
## [Unreleased]
99

10+
## [v0.13.0] - 2025-02-18
11+
1012
### Added
1113

1214
- CSR helper macro to check for platform implementation

riscv/Cargo.toml

+2-2
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
[package]
22
name = "riscv"
3-
version = "0.12.1"
3+
version = "0.13.0"
44
edition = "2021"
55
rust-version = "1.61"
66
repository = "https://github.com/rust-embedded/riscv"
@@ -28,5 +28,5 @@ critical-section-single-hart = ["critical-section/restore-state-bool"]
2828
critical-section = "1.2.0"
2929
embedded-hal = "1.0.0"
3030
riscv-pac = { path = "../riscv-pac", version = "0.2.0" }
31-
riscv-macros = { path = "macros", version = "0.1.0", optional = true }
31+
riscv-macros = { path = "macros", version = "0.2.0", optional = true }
3232
paste = "1.0.15"

riscv/macros/Cargo.toml

+1-1
Original file line numberDiff line numberDiff line change
@@ -9,7 +9,7 @@ keywords = ["riscv", "register", "peripheral"]
99
license = "MIT OR Apache-2.0"
1010
name = "riscv-macros"
1111
repository = "https://github.com/rust-embedded/riscv"
12-
version = "0.1.0"
12+
version = "0.2.0"
1313
edition = "2021"
1414

1515
[lib]

tests/Cargo.toml

+2-2
Original file line numberDiff line numberDiff line change
@@ -4,6 +4,6 @@ version = "0.1.0"
44
edition = "2021"
55

66
[dependencies]
7-
riscv = { path = "../riscv", version = "0.12.0" }
8-
riscv-rt = { path = "../riscv-rt", version = "0.13.0", features = ["no-exceptions", "no-interrupts"]}
7+
riscv = { path = "../riscv", version = "0.13.0" }
8+
riscv-rt = { path = "../riscv-rt", version = "0.14.0", features = ["no-exceptions", "no-interrupts"]}
99
trybuild = "1.0"

0 commit comments

Comments
 (0)