These all appear to be timing issues. Investigate the relationship between the display enable/vsync bits in the status register and the sequencer.