@@ -265,7 +265,7 @@ simde_vld2q_dup_f16(simde_float16_t const * ptr) {
265
265
SIMDE_FUNCTION_ATTRIBUTES
266
266
simde_float32x4x2_t
267
267
simde_vld2q_dup_f32 (simde_float32 const * ptr ) {
268
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
268
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
269
269
return vld2q_dup_f32 (ptr );
270
270
#else
271
271
simde_float32x4x2_t r ;
@@ -276,7 +276,7 @@ simde_vld2q_dup_f32(simde_float32 const * ptr) {
276
276
return r ;
277
277
#endif
278
278
}
279
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
279
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
280
280
#undef vld2q_dup_f32
281
281
#define vld2q_dup_f32 (a ) simde_vld2q_dup_f32((a))
282
282
#endif
@@ -303,7 +303,7 @@ simde_vld2q_dup_f64(simde_float64 const * ptr) {
303
303
SIMDE_FUNCTION_ATTRIBUTES
304
304
simde_int8x16x2_t
305
305
simde_vld2q_dup_s8 (int8_t const * ptr ) {
306
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
306
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
307
307
return vld2q_dup_s8 (ptr );
308
308
#else
309
309
simde_int8x16x2_t r ;
@@ -314,15 +314,15 @@ simde_vld2q_dup_s8(int8_t const * ptr) {
314
314
return r ;
315
315
#endif
316
316
}
317
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
317
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
318
318
#undef vld2q_dup_s8
319
319
#define vld2q_dup_s8 (a ) simde_vld2q_dup_s8((a))
320
320
#endif
321
321
322
322
SIMDE_FUNCTION_ATTRIBUTES
323
323
simde_int16x8x2_t
324
324
simde_vld2q_dup_s16 (int16_t const * ptr ) {
325
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
325
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
326
326
return vld2q_dup_s16 (ptr );
327
327
#else
328
328
simde_int16x8x2_t r ;
@@ -333,15 +333,15 @@ simde_vld2q_dup_s16(int16_t const * ptr) {
333
333
return r ;
334
334
#endif
335
335
}
336
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
336
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
337
337
#undef vld2q_dup_s16
338
338
#define vld2q_dup_s16 (a ) simde_vld2q_dup_s16((a))
339
339
#endif
340
340
341
341
SIMDE_FUNCTION_ATTRIBUTES
342
342
simde_int32x4x2_t
343
343
simde_vld2q_dup_s32 (int32_t const * ptr ) {
344
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
344
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
345
345
return vld2q_dup_s32 (ptr );
346
346
#else
347
347
simde_int32x4x2_t r ;
@@ -352,15 +352,15 @@ simde_vld2q_dup_s32(int32_t const * ptr) {
352
352
return r ;
353
353
#endif
354
354
}
355
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
355
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
356
356
#undef vld2q_dup_s32
357
357
#define vld2q_dup_s32 (a ) simde_vld2q_dup_s32((a))
358
358
#endif
359
359
360
360
SIMDE_FUNCTION_ATTRIBUTES
361
361
simde_int64x2x2_t
362
362
simde_vld2q_dup_s64 (int64_t const * ptr ) {
363
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
363
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
364
364
return vld2q_dup_s64 (ptr );
365
365
#else
366
366
simde_int64x2x2_t r ;
@@ -371,15 +371,15 @@ simde_vld2q_dup_s64(int64_t const * ptr) {
371
371
return r ;
372
372
#endif
373
373
}
374
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
374
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
375
375
#undef vld2q_dup_s64
376
376
#define vld2q_dup_s64 (a ) simde_vld2q_dup_s64((a))
377
377
#endif
378
378
379
379
SIMDE_FUNCTION_ATTRIBUTES
380
380
simde_uint8x16x2_t
381
381
simde_vld2q_dup_u8 (uint8_t const * ptr ) {
382
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
382
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
383
383
return vld2q_dup_u8 (ptr );
384
384
#else
385
385
simde_uint8x16x2_t r ;
@@ -390,15 +390,15 @@ simde_vld2q_dup_u8(uint8_t const * ptr) {
390
390
return r ;
391
391
#endif
392
392
}
393
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
393
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
394
394
#undef vld2q_dup_u8
395
395
#define vld2q_dup_u8 (a ) simde_vld2q_dup_u8((a))
396
396
#endif
397
397
398
398
SIMDE_FUNCTION_ATTRIBUTES
399
399
simde_uint16x8x2_t
400
400
simde_vld2q_dup_u16 (uint16_t const * ptr ) {
401
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
401
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
402
402
return vld2q_dup_u16 (ptr );
403
403
#else
404
404
simde_uint16x8x2_t r ;
@@ -409,15 +409,15 @@ simde_vld2q_dup_u16(uint16_t const * ptr) {
409
409
return r ;
410
410
#endif
411
411
}
412
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
412
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
413
413
#undef vld2q_dup_u16
414
414
#define vld2q_dup_u16 (a ) simde_vld2q_dup_u16((a))
415
415
#endif
416
416
417
417
SIMDE_FUNCTION_ATTRIBUTES
418
418
simde_uint32x4x2_t
419
419
simde_vld2q_dup_u32 (uint32_t const * ptr ) {
420
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
420
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
421
421
return vld2q_dup_u32 (ptr );
422
422
#else
423
423
simde_uint32x4x2_t r ;
@@ -428,15 +428,15 @@ simde_vld2q_dup_u32(uint32_t const * ptr) {
428
428
return r ;
429
429
#endif
430
430
}
431
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
431
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
432
432
#undef vld2q_dup_u32
433
433
#define vld2q_dup_u32 (a ) simde_vld2q_dup_u32((a))
434
434
#endif
435
435
436
436
SIMDE_FUNCTION_ATTRIBUTES
437
437
simde_uint64x2x2_t
438
438
simde_vld2q_dup_u64 (uint64_t const * ptr ) {
439
- #if defined(SIMDE_ARM_NEON_A32V8_NATIVE )
439
+ #if defined(SIMDE_ARM_NEON_A64V8_NATIVE )
440
440
return vld2q_dup_u64 (ptr );
441
441
#else
442
442
simde_uint64x2x2_t r ;
@@ -447,7 +447,7 @@ simde_vld2q_dup_u64(uint64_t const * ptr) {
447
447
return r ;
448
448
#endif
449
449
}
450
- #if defined(SIMDE_ARM_NEON_A32V8_ENABLE_NATIVE_ALIASES )
450
+ #if defined(SIMDE_ARM_NEON_A64V8_ENABLE_NATIVE_ALIASES )
451
451
#undef vld2q_dup_u64
452
452
#define vld2q_dup_u64 (a ) simde_vld2q_dup_u64((a))
453
453
#endif
0 commit comments