Skip to content

Commit c78010d

Browse files
committed
update changelog and version
1 parent 91bc656 commit c78010d

2 files changed

Lines changed: 10 additions & 2 deletions

File tree

CHANGELOG.md

Lines changed: 8 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -1,5 +1,13 @@
11
# Revision history for lion
22

3+
## 0.3.0.0
4+
5+
* Update base dependency version bounds
6+
* Minor internal pipeline updates
7+
* Remove Cabal dependency
8+
* Move start PC configuration variable to type-level
9+
* Update documentation
10+
311
## 0.2.0.0 -- 2021-03-27
412

513
* Update core/memory/peripheral interface

lion.cabal

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1,6 +1,6 @@
11
cabal-version: 2.4
22
name: lion
3-
version: 0.2.0.0
3+
version: 0.3.0.0
44
synopsis: RISC-V Core
55
description: Lion is a formally verified, 5-stage pipeline [RISC-V](https://riscv.org) core. Lion targets the [VELDT FPGA development board](https://standardsemiconductor.com) and is written in Haskell using [Clash](https://clash-lang.org).
66
bug-reports: https://github.com/standardsemiconductor/lion/issues
@@ -69,4 +69,4 @@ library
6969
TypeApplications
7070
TypeFamilies
7171
TypeOperators
72-
ViewPatterns
72+
ViewPatterns

0 commit comments

Comments
 (0)