Skip to content

Commit 7575df1

Browse files
committed
remove BusClock autoimpl
1 parent df2c873 commit 7575df1

File tree

3 files changed

+8
-8
lines changed

3 files changed

+8
-8
lines changed

src/pwm.rs

Lines changed: 4 additions & 4 deletions
Original file line numberDiff line numberDiff line change
@@ -191,7 +191,7 @@ use crate::stm32::TIM20;
191191
use crate::stm32::TIM5;
192192
use crate::stm32::{TIM1, TIM15, TIM16, TIM17, TIM2, TIM3, TIM4, TIM8};
193193

194-
use crate::rcc::{BusTimerClock, Enable, Rcc, Reset};
194+
use crate::rcc::{BusTimerClock, Enable, Rcc, RccBus, Reset};
195195
use crate::time::{ExtU32, Hertz, NanoSecond, RateExtU32};
196196

197197
#[cfg(any(
@@ -1149,7 +1149,7 @@ macro_rules! tim_hal {
11491149
$TIMX::enable(rcc);
11501150
$TIMX::reset(rcc);
11511151

1152-
let clk = $TIMX::timer_clock(&rcc.clocks);
1152+
let clk = <$TIMX as RccBus>::Bus::timer_clock(&rcc.clocks);
11531153

11541154
let (period, prescale) = match $bits {
11551155
16 => calculate_frequency_16bit(clk, freq, Alignment::Left),
@@ -1188,7 +1188,7 @@ macro_rules! tim_hal {
11881188
$TIMX::enable(rcc);
11891189
$TIMX::reset(rcc);
11901190

1191-
let clk = $TIMX::timer_clock(&rcc.clocks).raw();
1191+
let clk = <$TIMX as RccBus>::Bus::timer_clock(&rcc.clocks).raw();
11921192

11931193
PwmBuilder {
11941194
_tim: PhantomData,
@@ -1797,7 +1797,7 @@ macro_rules! lptim_hal {
17971797
$TIMX::enable(rcc);
17981798
$TIMX::reset(rcc);
17991799

1800-
let clk = $TIMX::timer_clock(&rcc.clocks);
1800+
let clk = <$TIMX as RccBus>::Bus::timer_clock(&rcc.clocks);
18011801
let reload = clk / freq;
18021802
assert!(reload < 128 * (1 << 16));
18031803

src/spi.rs

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -291,7 +291,7 @@ impl<SPI: Instance> SpiExt<SPI> for SPI {
291291
Self::reset(rcc);
292292

293293
let spi_freq = freq.into().raw();
294-
let bus_freq = SPI::clock(&rcc.clocks).raw();
294+
let bus_freq = SPI::Bus::clock(&rcc.clocks).raw();
295295
setup_spi_regs(&self, spi_freq, bus_freq, mode);
296296

297297
Spi { spi: self, pins }

src/timer.rs

Lines changed: 3 additions & 3 deletions
Original file line numberDiff line numberDiff line change
@@ -10,7 +10,7 @@ use cortex_m::peripheral::{DCB, DWT, SYST};
1010
use embedded_hal_old::timer::{Cancel, CountDown as _, Periodic};
1111
use void::Void;
1212

13-
use crate::rcc::{self, Clocks};
13+
use crate::rcc::{self, BusTimerClock, Clocks, RccBus};
1414
use crate::time::{Hertz, MicroSecond};
1515

1616
/// Timer wrapper
@@ -202,7 +202,7 @@ impl Instant {
202202
}
203203
}
204204

205-
pub trait Instance: rcc::Instance + rcc::BusTimerClock {}
205+
pub trait Instance: rcc::Instance + RccBus<Bus: BusTimerClock> {}
206206

207207
impl<TIM> Timer<TIM>
208208
where
@@ -219,7 +219,7 @@ where
219219
}
220220

221221
Self {
222-
clk: TIM::timer_clock(clocks),
222+
clk: TIM::Bus::timer_clock(clocks),
223223
tim,
224224
}
225225
}

0 commit comments

Comments
 (0)