@@ -30,11 +30,22 @@ <h1 id="release-notes-for-stm32h5xx-cmsis">Release Notes for <mark> STM32H5xx C
30
30
< div class ="col-sm-12 col-lg-8 ">
31
31
< h1 id ="update-history "> < strong > Update History</ strong > </ h1 >
32
32
< div class ="collapse ">
33
- < input type ="checkbox " id ="collapse-section4 " Checked aria-hidden ="true "> < label for ="collapse-section4 " checked aria-hidden ="true "> < strong > V1.3.0 / 05-June -2024</ strong > </ label >
33
+ < input type ="checkbox " id ="collapse-section5 " Checked aria-hidden ="true "> < label for ="collapse-section5 " checked aria-hidden ="true "> < strong > V1.3.1 / 30-October -2024</ strong > </ label >
34
34
< div >
35
35
< h2 id ="main-changes "> Main Changes</ h2 >
36
36
< p > CMSIS Device Maintenance Release version of bits and registers definition aligned with < strong > RM0481</ strong > (STM32H5 reference manual)</ p >
37
37
< ul >
38
+ < li > Update to use #include "core_cm33.h" instead of #include <core_cm33.h> to force the first searches for the core_cm33.h file in the same directory as the file that contains the #include directive (Drivers\CMSIS\Core\Include)</ li >
39
+ < li > Update IS_SPI_LIMITED macro to return an essential boolean</ li >
40
+ </ ul >
41
+ </ div >
42
+ </ div >
43
+ < div class ="collapse ">
44
+ < input type ="checkbox " id ="collapse-section4 " aria-hidden ="true "> < label for ="collapse-section4 " checked aria-hidden ="true "> < strong > V1.3.0 / 05-June-2024</ strong > </ label >
45
+ < div >
46
+ < h2 id ="main-changes-1 "> Main Changes</ h2 >
47
+ < p > CMSIS Device Maintenance Release version of bits and registers definition aligned with < strong > RM0481</ strong > (STM32H5 reference manual)</ p >
48
+ < ul >
38
49
< li > Add RNG_CR_NIST_VALUE, RNG_NSCR_NIST_VALUE and RNG_HTCR_NIST_VALUE defines</ li >
39
50
< li > Add Bits definition for RNG_NSCR register : Add RNG_NSCR_EN_OSC1, RNG_NSCR_EN_OSC2, RNG_NSCR_EN_OSC3, RNG_NSCR_EN_OSC4, RNG_NSCR_EN_OSC5 and RNG_NSCR_EN_OSC6 defines</ li >
40
51
< li > Add USART_DMAREQUESTS_SW_WA define</ li >
@@ -50,7 +61,7 @@ <h2 id="main-changes">Main Changes</h2>
50
61
< div class ="collapse ">
51
62
< input type ="checkbox " id ="collapse-section3 " aria-hidden ="true "> < label for ="collapse-section3 " checked aria-hidden ="true "> < strong > V1.2.0 / 09-February-2024</ strong > </ label >
52
63
< div >
53
- < h2 id ="main-changes-1 "> Main Changes</ h2 >
64
+ < h2 id ="main-changes-2 "> Main Changes</ h2 >
54
65
< ul >
55
66
< li > First official release of STM32H5xx CMSIS drivers to support < strong > STM32H533xx and STM32H523xx</ strong > devices</ li >
56
67
< li > Add bit definition for I3C_BCR register</ li >
@@ -69,7 +80,7 @@ <h2 id="main-changes-1">Main Changes</h2>
69
80
< div class ="collapse ">
70
81
< input type ="checkbox " id ="collapse-section2 " aria-hidden ="true "> < label for ="collapse-section2 " checked aria-hidden ="true "> < strong > V1.1.0 / 07-June-2023</ strong > </ label >
71
82
< div >
72
- < h2 id ="main-changes-2 "> Main Changes</ h2 >
83
+ < h2 id ="main-changes-3 "> Main Changes</ h2 >
73
84
< ul >
74
85
< li > Add DUA addresses constants definitions for STM32H573xx devices only</ li >
75
86
< li > Fix wrong definition of IS_TIM_CLOCKSOURCE_TIX_INSTANCE & IS_TIM_TISEL_INSTANCE macros</ li >
@@ -80,7 +91,7 @@ <h2 id="main-changes-2">Main Changes</h2>
80
91
< div class ="collapse ">
81
92
< input type ="checkbox " id ="collapse-section1 " aria-hidden ="true "> < label for ="collapse-section1 " checked aria-hidden ="true "> < strong > V1.0.0 / 10-February-2023</ strong > </ label >
82
93
< div >
83
- < h2 id ="main-changes-3 "> Main Changes</ h2 >
94
+ < h2 id ="main-changes-4 "> Main Changes</ h2 >
84
95
< ul >
85
96
< li > First official release version of bits and registers definition aligned with RM0481 and RM0492 (STM32H5 reference manuals)</ li >
86
97
</ ul >
0 commit comments