Skip to content
Verilog Conversion

⚠️ rename Zxcfu ISA extension (#1487) #143

Sign in to view logs

⚠️ rename Zxcfu ISA extension (#1487)

⚠️ rename Zxcfu ISA extension (#1487) #143

Triggered via push February 1, 2026 16:43
@stnoltingstnolting
pushed 3cada73
main
Status Success
Total duration 6m 26s
Artifacts 1

Verilog.yml

on: push
♻️ Convert to Verilog
14s
♻️ Convert to Verilog
🖥️ Verilog simulation - Icarus Verilog
6m 5s
🖥️ Verilog simulation - Icarus Verilog
🖥️ Verilog simulation - Verilator
34s
🖥️ Verilog simulation - Verilator
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size Digest
neorv32_verilog_wrapper
343 KB
sha256:a958606ec205d92ab0db234cd61fa4064d92392d5cd04919290c78413b9bd1f6