Skip to content

Commit 04fd101

Browse files
committed
Switch back to experimental ChiselEnum for Patmos version
1 parent 64e3d46 commit 04fd101

File tree

3 files changed

+4
-0
lines changed

3 files changed

+4
-0
lines changed

src/main/scala/arbiter/ArbiterTree.scala

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,7 @@ package arbiter
22

33
import chisel3._
44
import chisel3.util._
5+
import chisel3.experimental.ChiselEnum
56

67

78
// Only one will be ready, as we cannot take two values

src/main/scala/debug/UartDebug.scala

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -3,6 +3,7 @@ package debug
33
import chisel.lib.uart._
44
import chisel3._
55
import chisel3.util._
6+
import chisel3.experimental.ChiselEnum
67

78
/**
89
* Poor mans debugger, using a UART instead of JTAG.

src/main/scala/spi/SpiMaster.scala

Lines changed: 2 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -2,6 +2,8 @@ package spi
22

33
import chisel3._
44
import chisel3.util._
5+
import chisel3.experimental.ChiselEnum
6+
57

68
class SpiIO extends Bundle {
79
val ncs = Output(Bool())

0 commit comments

Comments
 (0)